Architecture-level modifiability analysis (ALMA)

被引:112
|
作者
Bengtsson, P
Lassing, N
Bosch, J
van Vliet, H
机构
[1] Ericsson Telecom AB, Inovat Dev, KA EP LU RR, S-37123 Karlskrona, Sweden
[2] Accenture, Amsterdam, Netherlands
[3] Univ Groningen, Dept Math & Comp Sci, NL-9700 AB Groningen, Netherlands
[4] Vrije Univ Amsterdam, Fac Sci, Div Math & Comp Sci, Amsterdam, Netherlands
关键词
software architecture; architecture analysis; modifiability; scenarios;
D O I
10.1016/S0164-1212(03)00080-3
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Several studies have shown that 50-70% of the total lifecycle cost for a software system is spent on evolving the system. Organizations aim to reduce the cost of these adaptations, by addressing modifiability during the system's development. The software architecture plays an important role in achieving this, but few methods for architecture-level modifiability analysis exist. Independently, the authors have been working on scenario-based software architecture analysis methods that focus exclusively on modifiability. Combining these methods led to architecture-level modifiability analysis (ALMA), a unified architecture-level analysis method that focuses on modifiability, distinguishes multiple analysis goals, has explicit assumptions and provides repeatable techniques for performing the steps. ALMA consists of five main steps, i.e. goal selection, software architecture description, change scenario elicitation, change scenario evaluation and interpretation. The method has been validated through its application in several cases, including software architectures at Ericsson Software Technology, DFDS Fraktarna, Althin Medical, the Dutch Department of Defense and the Dutch Tax and Customs Administration. (C) 2003 Elsevier Inc. All rights reserved.
引用
收藏
页码:129 / 147
页数:19
相关论文
共 50 条
  • [1] Experiences with ALMA: Architecture-level modifiability analysis
    Lassing, N
    Bengtsson, P
    van Vliet, H
    Bosch, J
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2002, 61 (01) : 47 - 57
  • [2] Metrics for architecture-level lifetime reliability analysis
    Ramachandran, Pradeep
    Adve, Sarita V.
    Bose, Pradip
    Rivers, Jude A.
    [J]. ISPASS 2008: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2008, : 202 - +
  • [3] Architecture-level dependence analysis for software systems
    Stafford, JA
    Wolf, AL
    [J]. INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2001, 11 (04) : 431 - 451
  • [4] A methodology for architecture-level reliability risk analysis
    Yacoub, SM
    Ammar, HH
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (06) : 529 - 547
  • [5] Architecture-level hazard analysis using AADL
    Wei, Xiaomin
    Dong, Yunwei
    Li, Xuelin
    Wong, W. Eric
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2018, 137 : 580 - 604
  • [6] ChipPower: An architecture-level leakage simulator
    Tsai, YF
    Ankadi, AH
    Vijaykrishnan, N
    Irwin, MJ
    Theocharides, T
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 395 - 398
  • [7] Architecture-level power modeling with Wattch
    Martonosi, M
    Brooks, D
    Tiwari, V
    [J]. COMPUTER, 2002, 35 (02) : 64 - 64
  • [8] Enterprise Architecture Modifiability Analysis
    Busch, Norbert Rudolf
    Zalewski, Andrzej
    [J]. TOWARDS A SYNERGISTIC COMBINATION OF RESEARCH AND PRACTICE IN SOFTWARE ENGINEERING, 2018, 733 : 119 - 134
  • [9] Architecture-Level Thermal Characterization for Multicore Microprocessors
    Li, Duo
    Tan, Sheldon X. -D.
    Pacheco, Eduardo Hernandez
    Tirumala, Murli
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1495 - 1507
  • [10] Architecture-level power estimation and design experiments
    Chen, RY
    Irwin, MJ
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (01) : 50 - 66