Verification of Parametric System Designs

被引:0
|
作者
Cimatti, Alessandro [1 ]
Narasamdya, Iman [1 ]
Roveri, Marco [1 ]
机构
[1] Fdn Bruno Kessler, Via Sommarive 18, I-38050 Trento, Italy
关键词
ABSTRACTION;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
System designs are often modeled as sets of threads whose activations are controlled by a domain-specific scheduler. Especially in the early design phases, the interactions between the threads and the scheduler often depend on parameters (such as the duration of thread suspensions) for which a value is not available. In this paper, we tackle the verification of designs with parametric scheduler-thread interaction. We propose a new method, called Semi-Symbolic Scheduler/Symbolic Threads (S3ST), to prove that a design satisfies the specified assertions for all possible values of the interaction parameters. We build on Explicit-Scheduler/Symbolic- Threads (ESST), an effective technique for verifying designs with cooperative scheduling, that is however limited to the case of non-parametric interactions. As in ESST, S3ST analyzes each thread symbolically using lazy predicate abstraction. The key difference is in the way the scheduler is dealt with. In ESST, the scheduler is directly executed, using techniques similar to explicit-state model checking. In S3ST, the scheduler is analyzed by combining concrete execution of parts of its state, with the evolution of a symbolically represented set of configurations of interaction parameters. We have implemented S3ST in the KRATOS software model checker, and have performed an experimental evaluation on a significant set of benchmarks with parametric scheduler-thread interaction. The results clearly demonstrate the effectiveness of the new approach.
引用
收藏
页码:122 / 130
页数:9
相关论文
共 50 条
  • [21] Verification of parametric sources of entanglement
    Bondani, M
    Paris, MGA
    JOURNAL OF OPTICS B-QUANTUM AND SEMICLASSICAL OPTICS, 2002, 4 (04) : S426 - S429
  • [22] Accelerating Parametric Probabilistic Verification
    Jansen, Nils
    Corzilius, Florian
    Volk, Matthias
    Wimmer, Ralf
    Abraham, Erika
    Katoen, Joost-Pieter
    Becker, Bernd
    QUANTITATIVE EVALUATION OF SYSTEMS, QEST 2014, 2014, 8657 : 404 - 420
  • [23] Parametric Systems: Verification and Synthesis
    Sofronie-Stokkermans, Viorica
    FUNDAMENTA INFORMATICAE, 2020, 173 (2-3) : 91 - 138
  • [24] Verification by parallelization of parametric code
    Gedell, Tobias
    Haehnle, Reiner
    ALGEBRAIC AND PROOF-THEORETIC ASPECTS OF NON-CLASSICAL LOGICS: PAPERS IN HONOR OF DANIELE MUNDICI ON THE OCCASION OF HIS 60TH BIRTHDAY, 2007, 4460 : 138 - 159
  • [25] Advanced Static Verification for SoC Designs
    Yeung, Ping
    Choi, Sea
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 295 - +
  • [26] Automated formal verification for VHDL designs
    Lin, FY
    Li, HC
    COMPUTERS AND THEIR APPLICATIONS - PROCEEDINGS OF THE ISCA 11TH INTERNATIONAL CONFERENCE, 1996, : 174 - 177
  • [27] AN EXERCISE IN THE AUTOMATIC VERIFICATION OF ASYNCHRONOUS DESIGNS
    BAILEY, A
    MCCASKILL, GA
    MILNE, GJ
    FORMAL METHODS IN SYSTEM DESIGN, 1994, 4 (03) : 213 - 242
  • [28] The application of formal verification to SPW designs
    Akbarpour, B
    Tahar, S
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 325 - 332
  • [29] Formal verification: essential for complex designs
    Tuck, B
    COMPUTER DESIGN, 1998, 37 (06): : 56 - +
  • [30] Formal analysis and verification of statemate designs
    Bienmüller, Tom
    Damm, Werner
    Klose, Jochen
    Wittke, Hartmut
    IT - Information Technology, 2001, 43 (01): : 29 - 34