共 50 条
- [1] Formal Verification for Embedded System Designs [J]. Design Automation for Embedded Systems, 2003, 8 : 139 - 153
- [4] Using Reo for formal specification and verification of system designs [J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 113 - +
- [5] Verification of a configurable processor core for system-on-a-chip designs [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
- [6] Assertion-Based Verification for System-Level Designs [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 582 - 588
- [7] Towards Assertion-Based Verification of Heterogeneous System Designs [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1171 - 1176
- [8] Modeling of Real-Time System Designs for Parametric Analysis [J]. 16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 81 - 91
- [9] Intelligent control system designs, a non-parametric approach [J]. PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 32 - 36
- [10] Formal verification of embedded system designs at multiple levels of abstraction [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 125 - 130