Verification of Parametric System Designs

被引:0
|
作者
Cimatti, Alessandro [1 ]
Narasamdya, Iman [1 ]
Roveri, Marco [1 ]
机构
[1] Fdn Bruno Kessler, Via Sommarive 18, I-38050 Trento, Italy
关键词
ABSTRACTION;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
System designs are often modeled as sets of threads whose activations are controlled by a domain-specific scheduler. Especially in the early design phases, the interactions between the threads and the scheduler often depend on parameters (such as the duration of thread suspensions) for which a value is not available. In this paper, we tackle the verification of designs with parametric scheduler-thread interaction. We propose a new method, called Semi-Symbolic Scheduler/Symbolic Threads (S3ST), to prove that a design satisfies the specified assertions for all possible values of the interaction parameters. We build on Explicit-Scheduler/Symbolic- Threads (ESST), an effective technique for verifying designs with cooperative scheduling, that is however limited to the case of non-parametric interactions. As in ESST, S3ST analyzes each thread symbolically using lazy predicate abstraction. The key difference is in the way the scheduler is dealt with. In ESST, the scheduler is directly executed, using techniques similar to explicit-state model checking. In S3ST, the scheduler is analyzed by combining concrete execution of parts of its state, with the evolution of a symbolically represented set of configurations of interaction parameters. We have implemented S3ST in the KRATOS software model checker, and have performed an experimental evaluation on a significant set of benchmarks with parametric scheduler-thread interaction. The results clearly demonstrate the effectiveness of the new approach.
引用
收藏
页码:122 / 130
页数:9
相关论文
共 50 条
  • [1] Formal Verification for Embedded System Designs
    Xi Chen
    Harry Hsieh
    Felice Balarin
    Yosinori Watanabe
    [J]. Design Automation for Embedded Systems, 2003, 8 : 139 - 153
  • [2] Formal verification for embedded system designs
    Chen, X
    Hsieh, H
    Balarin, F
    Watanabe, Y
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2003, 8 (2-3) : 139 - 153
  • [3] TIMING VERIFICATION FOR SYSTEM-LEVEL DESIGNS
    CHIANG, M
    BLOOM, M
    [J]. VLSI SYSTEMS DESIGN, 1987, 8 (13): : 46 - +
  • [4] Using Reo for formal specification and verification of system designs
    Razavi, Niloofar
    Sirjani, Marjan
    [J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 113 - +
  • [5] Verification of a configurable processor core for system-on-a-chip designs
    Shen, HH
    Zhang, H
    Xu, T
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
  • [6] Assertion-Based Verification for System-Level Designs
    Sohofi, Hassan
    Navabi, Zainalabedin
    [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 582 - 588
  • [7] Towards Assertion-Based Verification of Heterogeneous System Designs
    Laemmermann, Stefan
    Ruf, Juergen
    Kropf, Thomas
    Rosenstiel, Wolfgang
    Viehl, Alexander
    Jesser, Alexander
    Hedrich, Lars
    [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1171 - 1176
  • [8] Modeling of Real-Time System Designs for Parametric Analysis
    Sathawornwichit, Chaiwat
    Aoki, Toshiaki
    Katayama, Takuya
    [J]. 16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 81 - 91
  • [9] Intelligent control system designs, a non-parametric approach
    Zein-Sabatto, S
    Zhou, MS
    Malkani, M
    [J]. PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 32 - 36
  • [10] Formal verification of embedded system designs at multiple levels of abstraction
    Chen, X
    Chen, F
    Hsieh, H
    Balarin, F
    Watanabe, Y
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 125 - 130