Efficient and effective redundancy removal for million-gate circuits

被引：5

|

作者：

Berkelaar, M

van Eijk, K

机构：

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/DATE.2002.998445

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：1088 / 1088

页数：1

相关论文

共 50 条

[1] Parallel logic simulation of million-gate VLSI circuits
Zhu, LJ
Chen, G
Szymanski, BK
Tropper, C
Zhang, T
MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 521 - 524
[2] Fault dictionary size reduction for million-gate large circuits
Hong, Yu-Ru
Huang, Juinn-Dar
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 829 - +
[3] Reducing Fault Dictionary Size for Million-Gate Large Circuits
Hong, Yu-Ru
Huang, Juinn-Dar
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (02)
[4] Product breaks 100 million-gate barrier
Moretti, G
EDN, 2001, 46 (23) : 23 - 23
[5] Quantum FPGA breaks million-gate barrier
Chance, S
EDN, 1999, 44 (07) : 26 - 26
[6] MILLION-GATE ASICS TO PROVIDE SYSTEMS ON A CHIP
BURSKY, D
ELECTRONIC DESIGN, 1994, 42 (01) : 59 - &
[7] Development software supports first million-gate FPGAs
Computer Design, 1998, 37 (09):
[8] Million-gate march: tackling today's tough ASIC challenges
Shanks, Roy
Levi, Jon
EDN, 1998, 43 (21):
[9] IBM OFFERS MILLION-GATE ASIC FAMILY WITH 5 METAL LAYERS
不详
COMPUTER DESIGN, 1993, 32 (06): : A30 - A30
[10] The million-gate march: tackling today's tough ASIC challenges
Shanks, R
Levi, J
EDN, 1998, 43 (21) : 123 - +

← 1 2 3 4 5 →