Simultaneous Routing and Feedthrough Algorithm to Decongest Top Channel

被引：0
|
作者：
Prasad, Shashank
Kumar, Anuj
机构：
来源：
22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS | 2009年
关键词：
D O I：
10.1109/VLSI.Design.2009.83
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In macrocell based SoC design, a routing plan to decongest top channel is an important step during floor planning. While previous approaches attempt at reducing congestion of chip as a whole, there is no attempt to specifically decongest top channel. We present an algorithmic approach to decongest top channel by using very few feedthroughs. Results show that compared to conventional methods, we can decongest top channel by using 20% lesser feedthrough buffers, and better top channel routing resource utilization.
引用
收藏
页码：399 / 403
页数：5
相关论文
共 50 条
  • [31] Study on Channel Allocation and Routing Algorithm in Wireless Network
    Shi, Chunfeng
    2016 3RD INTERNATIONAL CONFERENCE ON ECONOMIC, BUSINESS MANAGEMENT AND EDUCATIONAL INNOVATION (EBMEI 2016), PT 2, 2016, 55 : 808 - 813
  • [32] A Heuristic Algorithm for Via Minimization in VLSI Channel Routing
    Das, Bhaskar
    Mahato, Ashim Kumar
    Khan, Ajoy Kumar
    2014 FIRST INTERNATIONAL CONFERENCE ON AUTOMATION, CONTROL, ENERGY & SYSTEMS (ACES-14), 2014, : 137 - 141
  • [33] Utility function based hybrid algorithm for channel routing
    Etawil, HA
    Vannelli, A
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E258 - E261
  • [34] SIMULTANEOUS SOLUTION ALGORITHM FOR CHANNEL NETWORK MODELING
    CHOI, GW
    MOLINAS, A
    WATER RESOURCES RESEARCH, 1993, 29 (02) : 321 - 328
  • [35] A simultaneous placement and global routing algorithm based on BSG structure
    Zhou, S
    Huang, G
    Hong, XL
    Cai, YC
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 552 - 556
  • [36] A simultaneous placement and global routing algorithm for FPGAS with power optimization
    Togawa, N
    Ukai, K
    Yanagisawa, M
    Ohtsuki, T
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (1-2) : 99 - 112
  • [37] Accelerating a dual algorithm for the simultaneous routing and power control problem
    Hodgskiss, Joe
    Dekorsy, Armin
    Fliege, Joerg
    2007 IEEE 18TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOLS 1-9, 2007, : 1345 - +
  • [38] A DETERMINISTIC ANNEALING ALGORITHM FOR SIMULTANEOUS ROUTING OF LOADED AND EMPTY CONTAINERS
    Braekers, Kris
    Janssens, Gerrit K.
    Canis, An
    8TH INTERNATIONAL INDUSTRIAL SIMULATION CONFERENCE 2010, ISC 2010, 2010, : 172 - 176
  • [39] A simultaneous placement and global routing algorithm for FPGAs with power optimization
    Togawa, N
    Ukai, K
    Yanagisawa, M
    Ohtsuki, T
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 125 - 128
  • [40] Top-K Routing Algorithm Based on Bandwidth Utilization in SDN
    Ye, Erwei
    Long, Zhaohua
    Dong, Ruifang
    PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON MECHANICAL, ELECTRONIC, CONTROL AND AUTOMATION ENGINEERING (MECAE 2018), 2018, 149 : 703 - 707
12345