共 50 条
- [3] Hierarchical statistical inference model for specification based testing of analog circuits [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 145 - 150
- [4] Model-Free Model Reconciliation [J]. PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2019, : 587 - 594
- [5] Implicit functional testing for analog circuits [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 489 - 494
- [6] A Simple Testing Structure for Analog Circuits [J]. THIRD INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND INTELLIGENT CONTROL (ISIC 2012), 2012, : 25 - 28
- [8] ON TRENDS IN AUTOMATIC TESTING OF ANALOG CIRCUITS [J]. MICROELECTRONICS AND RELIABILITY, 1981, 21 (02): : 151 - 157
- [9] Prototyping And Testing Of Analog Integrated Circuits [J]. 2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 173 - 177