Domain-specific high-level modeling and synthesis for ATM switch design using VHDL

被引：0
|
作者：
Lee, MTC [1 ]
Hsu, YC [1 ]
Chen, B [1 ]
Fujita, M [1 ]
机构：
[1] FUJITSU LABS AMER,SANTA CLARA,CA 95054
来源：
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：585 / 590
页数：6
相关论文
共 50 条
  • [41] VHDL front-end for high-level synthesis tool x tractor
    Ivask, E
    Ellervee, P
    [J]. BEC 2004: PROCEEDING OF THE 9TH BIENNIAL BALTIC ELECTRONICS CONFERENCE, 2004, : 111 - 114
  • [42] High-Level Modeling and Synthesis for Embedded FPGAs
    Chen, Xiaolin
    Li, Shuai
    Schleifer, Jochen
    Coenen, Thomas
    Chattopadhyay, Anupam
    Ascheid, Gerd
    Noll, Tobias G.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1565 - 1570
  • [43] Performance and Resource Modeling for FPGAs using High-Level Synthesis tools
    Da Silva, Bruno
    Braeken, An
    D'Hollander, Erik H.
    Touhafi, Abdellah
    [J]. PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 : 523 - 531
  • [44] Debugging measurement systems using a domain-specific modeling language
    Kosar, Tomaz
    Mernik, Marjan
    Gray, Jeff
    Kos, Tomaz
    [J]. COMPUTERS IN INDUSTRY, 2014, 65 (04) : 622 - 635
  • [45] Automating ETL processes using the domain-specific modeling approach
    Petrovic, Marko
    Vuckovic, Milica
    Turajlic, Nina
    Babarogic, Sladan
    Anicic, Nenad
    Marjanovic, Zoran
    [J]. INFORMATION SYSTEMS AND E-BUSINESS MANAGEMENT, 2017, 15 (02) : 425 - 460
  • [46] Automating ETL processes using the domain-specific modeling approach
    Marko Petrović
    Milica Vučković
    Nina Turajlić
    Slađan Babarogić
    Nenad Aničić
    Zoran Marjanović
    [J]. Information Systems and e-Business Management, 2017, 15 : 425 - 460
  • [47] Design Space Exploration of LDPC Decoders Using High-Level Synthesis
    Andrade, Joao
    George, Nithin
    Karras, Kimon
    Novo, David
    Pratas, Frederico
    Sousa, Leonel
    Ienne, Paolo
    Falcao, Gabriel
    Silva, Vitor
    [J]. IEEE ACCESS, 2017, 5 : 14600 - 14615
  • [48] Planware - Domain-specific synthesis of high-performance schedulers
    Blaine, L
    Gilham, L
    Liu, JB
    Smith, DR
    Westfold, S
    [J]. 13TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, 1998, : 270 - 279
  • [49] DESIGN OF CLOCKING SCHEMES IN HIGH-LEVEL SYNTHESIS
    PENG, Z
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1991, 31 (1-5): : 71 - 76
  • [50] Using High-Level Synthesis for Rapid Design of Video Processing Pipes
    Guzel, Aydin Emre
    Levent, Vecdi Emre
    Tosun, Mustafa
    Ozkan, M. Akif
    Akgun, Toygar
    Buyukaydin, Duygu
    Erbas, Cengiz
    Ugurdag, H. Fatih
    [J]. PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
12345