共 50 条
- [2] Integration of high-level modeling, formal verification, and high-level synthesis in ATM switch design [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 552 - 557
- [3] Domain–Specific High–Level Modeling and Synthesis for ATM Switch Prototyping [J]. Design Automation for Embedded Systems, 1997, 2 : 319 - 338
- [4] Domain-Specific Augmentations for High-Level Synthesis [J]. PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 173 - 177
- [6] A domain-specific high-level programming model [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (03): : 750 - 767
- [8] A high-level domain-specific language for SIEM (design, development and formal verification) [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2017, 20 (03): : 2423 - 2437
- [9] A high-level domain-specific language for SIEM (design, development and formal verification) [J]. Cluster Computing, 2017, 20 : 2423 - 2437
- [10] Domain-specific Optimisation for the High-level Synthesis of CellML-based Simulation Accelerators [J]. 2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,