Optimal Partition with Block-Level Parallelization in C-to-RTL Synthesis for Streaming Applications

被引：0

作者：

Li, Shuangchen ^{[1
]}

Liu, Yongpan ^{[1
]}

Hu, X. Sharon ^{[2
]}

He, Xinyu ^{[1
]}

Zhang, Yining ^{[1
]}

Zhang, Pei ^{[3
]}

Yang, Huazhong ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

[2] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA

[3] Y Explorat Inc, San Jose, CA 95134 USA

来源：

2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年

关键词：

FRAMEWORK;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Developing FPGA solutions for streaming applications written in C (or its variants) can benefit greatly from automatic C-to-RTL (C2RTL) synthesis. Yet, the complexity and stringent throughput/cost constraints of such applications are rather challenging for existing C2RTL synthesis tools. This paper considers automatic partition and block-level parallelization to address these challenges. An MILP-based approach is introduced for finding an optimal partition of a given program into blocks while allowing block-level parallelization. In order to handle extremely large problem instances, a heuristic algorithm is also discussed. Experimental results based on seven well known multimedia applications demonstrate the effectiveness of both solutions.

引用

页码：225 / 230

页数：6

共 19 条

[1] Utilizing Voltage-Frequency Islands in C-to-RTL Synthesis for Streaming Applications
He, Xinyu
Li, Shuangchen
Liu, Yongpan
Hu, X. Sharon
Yang, Huazhong
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 992 - 995
[2] A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications
Zhang, Daming
Li, Shuangchen
Liu, Yongpan
Hu, Xiaobo Sharon
He, Xinyu
Zhang, Yining
Zhang, Pei
Yang, Huazhong
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (02)
[3] Optimal Data Layout for Block-Level Random Accesses to Scratchpad
Singapura, Shreyas G.
Kannan, Rajgopal
Prasanna, Viktor K.
2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
[4] Block-level fault isolation using partition theory and logic minimization techniques
Shi, CJR
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 319 - 324
[5] Block-Level MU-MISO Interference Exploitation Precoding: Optimal Structure and Explicit Duality
Yang, Junwen
Li, Ang
Liao, Xuewen
Masouros, Christos
Swindlehurst, A. Lee
IEEE INTERNET OF THINGS JOURNAL, 2024, 11 (21): : 35519 - 35535
[6] Robust and Efficient RTL to C Compiler Optimized for High-Level Synthesis
Rashid, Imtiaz
Schafer, Benjamin Carrion
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 559 - 567
[7] High level synthesis of Kahn Process Networks (KPN) for streaming applications
College of E and ME, NUST, Rawalpindi, Pakistan
World Acad. Sci. Eng. Technol., 2009, (96-102):
[8] Automated Synthesis of Streaming C Applications to Process Networks in Hardware
van Haastregt, Sven
Kienhuis, Bart
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 890 - 893
[9] An interactive design environment for c-based high-level synthesis of RTL processors
Shin, Dongwan
Gerstlauer, Andreas
Domer, Rainer
Gajski, Daniel D.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 466 - 475
[10] Verilntel2C: Abstracting RTL to C to maximize High-Level Synthesis Design Space Exploration
Mahapatra, Anushree
Schafer, Benjamin Carrion
INTEGRATION-THE VLSI JOURNAL, 2019, 64 : 1 - 12

← 1 2 →