Design and implementation of the MMC simulation system in the heterogeneous FPGA-CPU platform

被引:0
|
作者
Li, Xiongfei [1 ]
Mu, Qing [2 ]
Zhang, Xing [2 ]
Xiang, Yinxing [3 ]
Li, Qiao [1 ]
He, Guanghui [1 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai, Peoples R China
[2] China Elect Power Res Inst, 15 Xiaoyingdonglu, Beijing, Peoples R China
[3] Fujian Elect Power Res Inst, Fuzhou, Fujian, Peoples R China
来源
关键词
field programmable gate arrays; voltage-source convertors; microprocessor chips; equivalent circuits; circuit optimisation; offline simulation; heterogeneous FPGA-CPU platform; modular multilevel converter; large-scale power electronics research; real-time MMC simulation system; heterogeneous computing platform; field programmable gate array; MMC circuits; alternative circuit equivalent model; MMC bridge arm; peripheral circuit; timing optimisation strategy; timing target requirement; central processing unit; Xilinx Virtex-7 XC7VX690T FPGA; electromagnetic transient program; time; 2; 0; mus;
D O I
10.1049/joe.2018.8583
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Real-time simulation of a modular multilevel converter (MMC) plays an important role on the area of large-scale power electronics research. The authors propose a real-time MMC simulation system in a heterogeneous computing platform containing the central processing unit (CPU) and field programmable gate array (FPGA). This system decouples the MMC circuits from the grid based on the alternative circuit equivalent model of the MMC bridge arm. Furthermore, the parallel calculation of the equivalent circuits is achieved when the peripheral circuit is realised on the CPU and the MMC arms are realised on FPGA. In addition, a timing optimisation strategy is discussed to reach the timing target requirement. To validate the MMC simulation system, a case study of a grid with 12 MMC bridges and 640 sub-modules per bridge at 2s time step on Xilinx Virtex-7 XC7VX690T FPGA is simulated in real time. The real-time simulation results demonstrate high accuracy of the simulation system in comparison to the offline simulation of the original system in the electromagnetic transient program and our design is competitive to recent published works.
引用
收藏
页码:1721 / 1725
页数:5
相关论文
共 50 条
  • [1] Implementation of an LDPC decoder on a heterogeneous FPGA-CPU platform using SDSoC
    Roh, Si-Dong
    Cho, Keol
    Chung, Ki-Seok
    [J]. PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 2555 - 2558
  • [2] Performance Evaluation of Turbo Encoder Implementation on a Heterogeneous FPGA-CPU Platform Using SDSoC
    El Adawy, Mohamed
    Kamaleldin, Ahmed
    Mostafa, Hassan
    Said, Sameh
    [J]. 2017 INTL CONF ON ADVANCED CONTROL CIRCUITS SYSTEMS (ACCS) SYSTEMS & 2017 INTL CONF ON NEW PARADIGMS IN ELECTRONICS & INFORMATION TECHNOLOGY (PEIT), 2017, : 286 - 290
  • [3] Implementation of deep neural networks on FPGA-CPU platform using Xilinx SDSOC
    Rania O. Hassan
    Hassan Mostafa
    [J]. Analog Integrated Circuits and Signal Processing, 2021, 106 : 399 - 408
  • [4] Implementation of deep neural networks on FPGA-CPU platform using Xilinx SDSOC
    Hassan, Rania O.
    Mostafa, Hassan
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 106 (02) : 399 - 408
  • [5] Simultaneous Multiprocessing on FPGA-CPU Heterogeneous Chips
    Amiri, Sam
    Abdi, Salman
    Sharifzadeh, Sara
    [J]. 2021 22ND IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2021, : 805 - 809
  • [6] Jackhammer: Efficient rowhammer on heterogeneous FPGA-CPU platforms
    Weissman, Zane
    Tiemann, Thore
    Moghimi, Daniel
    Custodio, Evan
    Eisenbarth, Thomas
    Sunar, Berk
    [J]. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (03): : 169 - 195
  • [7] Hybrid Breadth-First Search on a Single-Chip FPGA-CPU Heterogeneous Platform
    Umuroglu, Yaman
    Morrison, Donn
    Jahre, Magnus
    [J]. 2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [8] Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform
    Jiang, Weiyun
    Zhang, Kaiqi
    Lin, Colin Yu
    Xing, Feng
    Zhang, Zheng
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (09) : 1864 - 1873
  • [9] Optimisation of pedestrian detection system using FPGA-CPU hybrid implementation for vehicle industry
    Ozcan, Ahmet Remzi
    Taysanoglu, Vedat
    [J]. INTERNATIONAL JOURNAL OF VEHICLE DESIGN, 2019, 80 (2-4) : 209 - 222
  • [10] Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips
    Amiri, Sam
    Hosseinabady, Mohammad
    Rodriguez, Andres
    Asenjo, Rafael
    Navarro, Angeles
    Nunez-Yanez, Jose
    [J]. 2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 376 - 380