Fast full-search block-matching algorithm for motion-compensated video compression

被引:84
|
作者
Lin, YC
Tai, SC
机构
[1] Institute of Electrical Engineering, National Cheng Kung University, Tainan
关键词
D O I
10.1109/26.592551
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a fast block-matching algorithm that uses three fast matching error measures, besides the conventional mean-absolute error (MAE) or mean-square error (MSE). An incoming reference block in the current frame is compared to candidate blocks within the search window using multiple matching criteria. These three fast matching error measures are established on the integral projections, having the advantages of being good block features and having simple complexity in measuring matching errors. Most of the candidate blocks can be rejected only by calculating one or more of the three fast matching error measures. The time-consuming computations of MSE or MAE are performed on only a few candidate blocks that first pass all three fast matching criteria. Simulation results show that a reduction of over 86% in computations is achieved after integrating the three fast matching criteria into the full-search algorithm, while ensuring optimal accuracy.
引用
收藏
页码:527 / 531
页数:5
相关论文
共 50 条
  • [21] Low power full-search block-matching motion estimation chip for H.263+
    Shen, Jun-Fu
    Chen, Liang-Gee
    Chang, Hao-Chieh
    Wang, Tu-Chih
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 4
  • [22] Low power full-search block-matching motion estimation chip for H.263+
    Shen, JF
    Chen, LG
    Chang, HC
    Wang, TC
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 299 - 302
  • [23] A systolic design methodology with application to full-search block-matching architectures
    Chen, YK
    Kung, SY
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (01): : 51 - 77
  • [24] A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures
    Yen-Kuang Chen
    S.Y. Kung
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 19 : 51 - 77
  • [25] Fast search block-matching motion estimation algorithm using FPGA
    Chung, YY
    Wong, MT
    Bergmann, NW
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2000, PTS 1-3, 2000, 4067 : 913 - 921
  • [26] A new diamond search algorithm for fast block-matching motion estimation
    Zhu, S
    Ma, KK
    [J]. IEEE TRANSACTIONS ON IMAGE PROCESSING, 2000, 9 (02) : 287 - 290
  • [27] Fast block-matching algorithm for video coding
    Hwang, WJ
    Lu, YC
    Zeng, YC
    [J]. ELECTRONICS LETTERS, 1997, 33 (10) : 833 - 835
  • [28] Hybrid Architecture of Full-Search Block-Matching Motion Estimation Circuit for MPEG-4 Encoder
    Shim, Jaeoh
    Lee, Seonyoung
    Cho, Kyeongsoon
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 226 - 229
  • [29] Efficient frame-level pipelined array architecture for full-search block-matching motion estimation
    He, WF
    Bi, YL
    Mao, ZG
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2887 - 2890
  • [30] BLOCK-MATCHING TRANSLATION AND ZOOM MOTION-COMPENSATED PREDICTION BY SUB-SAMPLING
    Wong, Ka-Man
    Po, Lai-Man
    Cheung, Kwok-Wai
    Ng, Ka-Ho
    [J]. 2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 1597 - +