Barrier Synchronization for CELL Multi-Processor Architecture

被引：2
|
作者：
Bai, Shuwei [1 ]
Zhou, Qingguo [1 ]
Zhou, Rui [1 ]
Li, Lian [1 ]
机构：
[1] Lanzhou Univ, SISE, Distributed & Embedded Syst Lab, Lanzhou 730000, Peoples R China
来源：
2008 FIRST IEEE INTERNATIONAL CONFERENCE ON UBI-MEDIA COMPUTING AND WORKSHOPS, PROCEEDINGS | 2008年
关键词：
CELL; barrier synchronization; mailbox; signal notification register;
D O I：
10.1109/UMEDIA.2008.4570882
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Cell microprocessor is a new multi-processors system, which has been used for sonsumer electronics, multimedia decoding/encoding, compress or uncompressing area[3]. One important development technology for multi-processor system is barrier synchronization, which can improve the system performance if the appreciated barrier is adopted Based three different communication mechanisms (mailbox, dma, and signal notification register) offered by CELL system, we implement three kinds of barrier implementation tools on the CELL multi-processor system. In the paper, we will show the implementation of barrier synchronization tools and compare the barriers from three aspects: spu size, performance, and synchronization information capacity.
引用
收藏
页码：155 / 158
页数：4
相关论文
共 50 条
  • [1] Improved processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Kawanishi, T
    Tanimoto, S
    Miyanishi, Y
    Saito, S
    SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, 2005, 3398 : 386 - 391
  • [2] MULTI-PROCESSOR ARCHITECTURE FOR SIMULATION.
    McQuade, Michael R.
    Alford, Cecil O.
    Combustion and Flame, 1980, 5 (03) : 42 - 46
  • [3] MULTI-PROCESSOR ARCHITECTURE AND COMMUNICATIONS FOR PATIENT MONITORING
    RUETER, JM
    HEWLETT-PACKARD JOURNAL, 1980, 31 (11): : 15 - 18
  • [4] A multi-processor computer architecture for active control
    Darbyshire, EP
    Kerry, CJ
    CONTROL ENGINEERING PRACTICE, 1997, 5 (10) : 1429 - 1434
  • [5] Re-improvement of processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Hanzawa, T
    Nakazato, T
    Tanimoto, S
    Miyanishi, Y
    System Simulation and Scientific Computing, Vols 1 and 2, Proceedings, 2005, : 780 - 783
  • [6] A multi-processor computer architecture for active control
    Darbyshire, EP
    Kerry, CJ
    ALGORITHMS AND ARCHITECTURES FOR REAL-TIME CONTROL 1997, 1997, : 31 - 36
  • [7] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [8] PROPHID: A heterogeneous multi-processor architecture for multimedia
    Leijten, JAJ
    vanMeerbergen, JL
    Timmer, AH
    Jess, JAG
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 164 - 169
  • [9] A new reachability algorithm for symmetric multi-processor architecture
    Sahoo, D
    Jain, J
    Iyer, S
    Dill, D
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2005, 3707 : 26 - 38
  • [10] Predictive Synchronization for DVFS-Enabled Multi-Processor Systems
    Buckler, Mark
    Burleson, Wayne
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 270 - 275
12345