Design and Implementation of a STANAG 5066 Data Rate Change Algorithm for High Data Rate Autobaud Waveforms

被引:0
|
作者
Schulze, Stephan [1 ]
Hancke, Gerhard P. [1 ]
机构
[1] Univ Pretoria, Dept Elect Elect & Comp Engn, ZA-0002 Pretoria, South Africa
关键词
HF communication; data rate change (DRC); data communication; automatic repeat request; HF data modem;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High Frequency (HF) communication systems have been used for more than a century. However, solutions have to be designed to facilitate data communication over HF. STANAG (NATO Standardisation Agreement) 5066 is one such solution which provides an application independent ARQ (Automatic Repeat Request) bearer service for client applications. This paper describes the design and simulation of a new Data Rate Change (DRC) algorithm that uses the SNR (Signal to Noise Ratio) and the BER (Bit Error Rate) estimate to make a data rate choice. The DRC algorithm was implemented in a commercial STANAG 5066 system and tested using HF data modems and a simulated HF channel. The results of the implementation and testing show that the designed DRC algorithm gives a better performance, is quicker to adapt and is more robust than previous DRC algorithms. This is also the first DRC algorithm that has been designed to use channel information, such as the SNR and BER, to make a data rate choice.
引用
收藏
页码:98 / 107
页数:10
相关论文
共 50 条
  • [21] A HIGH DATA-RATE DIGITAL OUTPUT CORRELATOR DESIGN
    CURRENT, KW
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (05) : 403 - 405
  • [22] A Multicode Approach for High Data Rate UWB System Design
    Kamoun, Mohamed
    Mazet, Laurent
    de Courville, Marc
    Duhamel, Pierre
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (02) : 553 - 561
  • [23] Design challenges for very high data rate UWB systems
    Somayazulu, VS
    Foerster, JR
    Roy, S
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 717 - 721
  • [24] Block Interleaver Design for High Data Rate Wireless Networks
    Das, Barnali
    Sarma, Manash P.
    Sarma, Kandarpa K.
    Mastorakis, Nikos
    2ND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) 2015, 2015, : 1000 - 1005
  • [25] High Data Rate 60 GHz CMOS Transceiver Design
    Matsuzawa, Akira
    2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 1 - 6
  • [26] Design and Implementation of Low Power and High Data Rate Edge Coded Signaling Architecture for IoT Devices
    Jamuna, M.
    VijayaPrakash, A. M.
    INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2024, 17 (01):
  • [27] INTERMEDIATE DATA RATE (IDR) IMPLEMENTATION EXAMPLES
    ROBUSTO, MJ
    INTERNATIONAL JOURNAL OF SATELLITE COMMUNICATIONS, 1988, 6 (04): : 439 - 444
  • [28] Anomaly Detection Using Data Rate of Change on Medical Data
    Rim, Kwang-Cheol
    Yoon, Young-Min
    Kim, Sung-Uk
    Kim, Jeong-In
    CMC-COMPUTERS MATERIALS & CONTINUA, 2024, 80 (03): : 3903 - 3916
  • [29] Phase-change optical disks for a high data transfer rate
    Okada, M
    Ogawa, M
    Kubogata, M
    Ohkubo, S
    Itoh, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (5A): : 2516 - 2520
  • [30] Phase-change optical disks for a high data transfer rate
    Okada, M.
    Ogawa, M.
    Kubogata, M.
    Ohkubo, S.-I.
    Itoh, M.
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (5 A): : 2516 - 2520