An Improved RF MOSFET Model Including Scalable Gate Resistance and External Inductances

被引：0
|
作者：
Cha, Jiyong [1 ]
Cha, Jun-Young [1 ]
Jung, Dae-Hyoun [1 ]
Lee, Seonghearn [1 ]
机构：
[1] Hankuk Univ Foreign Studies, Dept Elect Engn, Kyonggi Do 449791, South Korea
来源：
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3 | 2008年
关键词：
RF CMOS; MOSFET; modeling; SPICE model; RF model; scalable model; BSIM3v3;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
RF non-quasi-static effect and interconnection delay effect are not considered in a conventional BSIM3v3 RF model. For modeling these effects, an improved RF SPICE model for 0.13 mu m MOSFET is developed by including the scalable inductances and using the gate resistance scaling equation. This improved model is validated by finding better agreements with measured S-parameters up to 40GHz at various W-u and Nf than the conventional one.
引用
收藏
页码：431 / 432
页数：2
相关论文
共 50 条
  • [31] Improved BSIM3v3 model for RF MOSFET IC simulation
    Lee, S
    Kim, CS
    Yu, HK
    ELECTRONICS LETTERS, 2000, 36 (21) : 1818 - 1819
  • [32] A Novel Small Capacitance RF-MOSFET with small-resistance Long-finger Gate Electrode
    Nagase, Hirokazu
    Tanabe, Akira
    Hayashi, Yoshihiro
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 944 - 947
  • [33] Analytical Model for the Threshold Voltage of a Double Gate Tunneling MOSFET Including the Source/Drain Depletion Regions
    Ghaffari, Mahshad
    Hashemi, Seyed Amir
    PROCEEDINGS OF 2018 THE 10TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE), 2018, : 226 - 230
  • [34] Revisited RF Compact Model of Gate Resistance Suitable for High-K/Metal Gate Technology
    Dormieu, Benjamin
    Scheer, Patrick
    Charbuillet, Clement
    Jaouen, Herve
    Danneville, Francois
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 13 - 19
  • [35] Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance
    Jay Hind Kumar Verma
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    Journal of Computational Electronics, 2016, 15 : 657 - 665
  • [36] Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance
    Verma, Jay Hind Kumar
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 657 - 665
  • [37] A scalable lossy substrate model for nanoscale RF MOSFET noise extraction and simulation adapted to various pad structures
    Guo, J. C.
    Tsai, Y. H.
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 299 - +
  • [38] Scalable RF Si MOSFET distributed lumped element model based on BSIM3v3
    Ho, MC
    Brauchler, F
    Yang, JY
    ELECTRONICS LETTERS, 1997, 33 (23) : 1992 - 1993
  • [39] Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects
    Chauhan, Yogesh Singh
    Anghel, Costin
    Krummenacher, Francois
    Maier, Christian
    Gillon, Renaud
    Bakeroot, Benoit
    Desoete, Bart
    Frere, Steven
    Desormeaux, Andre Baguenier
    Sharma, Abhinav
    Declercq, Michel
    Ionescu, Adrian Mihai
    SOLID-STATE ELECTRONICS, 2006, 50 (11-12) : 1801 - 1813
  • [40] Subthreshold Analytical Model of Asymmetric Gate Stack Triple Metal Gate all Around MOSFET (AGSTMGAAFET) for Improved Analog Applications
    Ganesh, Arvind
    Goel, Kshitij
    Mayall, Jaskeerat Singh
    Rewari, Sonam
    SILICON, 2022, 14 (08) : 4063 - 4073
12345