High Speed Comparator for the Moduli {2n, 2n-1, 2n+1}

被引：1

作者：

Li, Lei ^{[1
]}

Li, Guodong ^{[1
]}

Zhao, Yingxu ^{[1
]}

Yin, Pengsheng ^{[1
]}

Zhou, Wanting ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, Res Inst Elect Sci & Technol, Chengdu 611731, Sichuan, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 21期

基金：

中国国家自然科学基金;

关键词：

Residue number systems (RNS); comparator; NUMBER SYSTEM; RESIDUE;

D O I：

10.1587/elex.10.20130628

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

{2(n), 2(n) - 1, 2(n) + 1} is one of the most commonly used moduli in residue number systems. In this express, we propose a novel comparator for the moduli {2(n), 2(n) - 1, 2(n) + 1}. Based on the proposed architecture, we can design high speed comparator for the moduli {2(n), 2(n) - 1, 2(n) + 1}, which is the fastest among all known comparators for the moduli {2(n), 2(n) - 1, 2(n) + 1}. The performance of the proposed comparator is evaluated and compared with the earlier fast comparators for the moduli {2(n), 2n - 1, 2n + 1}, based on a simple gate-count and gate-delay model. The proposed comparator can improve the state-of-art by 8% on the average in terms of area and 6% on the average in terms of performance delay.

引用

页数：6

共 50 条

[11] A High-speed and Area-efficient Sign Detector for Three Moduli Set RNS {2n, 2n-1, 2n+1}
Kumar, Sachin
Chang, Chip-Hong
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[12] A memoryless reverse converter for the 4-moduli superset {2n-1, 2n, 2n+1, 2n+1-1}
Vinod, AP
Premkumar, AB
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2000, 10 (1-2) : 85 - 99
[13] Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 Multipliers for {2n-1, 2n, 2n+1} Based RNS
Muralidharan, Ramya
Chang, Chip-Hong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2263 - 2274
[14] Fast Sign Detection for RNS (2n-1, 2n, 2n+1)
Tomczak, Tadeusz
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1502 - 1511
[15] Design of Reverse Converters for the New RNS Moduli Set {2n+1, 2n-1, 2n, 2n-1+1} (n odd)
Patronik, Piotr
Piestrak, Stanislaw J.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (12) : 3436 - 3449
[16] Residue number system to binary converter for the moduli set (2n-1, 2n-1, 2n+1)
Hiasat, A
Sweidan, A
JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (1-2) : 53 - 58
[17] Modulo deflation in (2n+1,2n, 2n-1) converters
Bi, S
Wang, W
Al-Khalili, A
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 429 - 432
[18] A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS {2n-1, 2n, 2n+1, 2n+1-1, 2n-1-1}
Kumar, Sachin
Chang, Chip-Hong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3521 - 3533
[19] On the Design of RNS Reverse Converters for the Four-Moduli Set {2n+1, 2n-1, 2n, 2n+1+1}
Sousa, Leonel
Antao, Samuel
Chaves, Ricardo
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1945 - 1949
[20] Simple, Fast, and Exact RNS Scaler for the Three-Moduli Set {2n-1, 2n, 2n+1}
Chang, Chip-Hong
Low, Jeremy Yung Shern
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (11) : 2686 - 2697

← 1 2 3 4 5 →