A hardware/software approach to molecular dynamics on reconfigurable computers

被引:0
|
作者
Scrofano, Ronald [1 ]
Gokhale, Maya [2 ]
Trouw, Frans [2 ]
Prasanna, Viktor K. [1 ]
机构
[1] Univ So Calif, Los Angeles, CA 90089 USA
[2] Los Alamos Natl Lab, Los Alamos, NM USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With advances in reconfigurable hardware, especially field-programmable gate arrays (FPGAs), it has become possible to use reconfigurable hardware to accelerate complex applications, such as those in scientific computing. There has been a resulting development of reconfigurable computers-computers which have both general purpose processors and reconfigurable hardware, as well as memory and high-performance interconnection networks. In this paper, we study the acceleration of molecular dynamics simulations using reconfigurable computers. We describe how we partition the application between software and hardware and then model the performance of several alternatives for the task mapped to hardware. We describe an implementation of one of these alternatives on a reconfigurable computer and demonstrate that for two real-world simulations, it achieves a 2 x speed-up over the software baseline. We then compare our design and results to those of prior efforts and explain the advantages of the hardware/software approach, including flexibility.
引用
收藏
页码:23 / +
页数:2
相关论文
共 50 条
  • [31] Reconfigurable hardware approach to network simulation
    Stiliadis, Dimitrios
    Varma, Anujan
    ACM Transactions on Modeling and Computer Simulation, 1997, 7 (01): : 131 - 156
  • [32] Multithreading on reconfigurable hardware: An architectural approach
    Zaykov, Pavel G.
    Kuzmanov, Georgi
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (08) : 695 - 704
  • [33] Software Redundancy Implementation Strategy in Reconfigurable Hardware Framework
    Razvan, Sinca
    Csaba, Szasz
    PROCEEDINGS OF 2019 8TH INTERNATIONAL CONFERENCE ON MODERN POWER SYSTEMS (MPS), 2019,
  • [34] Hardware/software co-debugging for reconfigurable computing
    Tomko, KA
    Tiwari, A
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 59 - 63
  • [35] A hardware/software architecture for the control of self reconfigurable robots
    Gueganno, Claude
    Duhaut, Dominique
    DISTRIBUTED AUTONOMOUS ROBOTIC SYSTEMS 6, 2007, : 13 - +
  • [36] Hardware-software bipartitioning for dynamically reconfigurable systems
    Rakhmatov, DN
    Vrudhula, SBK
    CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 145 - 150
  • [37] A Reconfigurable Hybrid Hardware/Software Architecture for EFM/Ethernet
    Vosoughi, Aida
    Sedighi, Mehdi
    2008 INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS, VOLS 1 AND 2, 2008, : 470 - 475
  • [38] Reconfigurable hardware control software using anonymous libraries
    Hinkelbein, C
    Männer, R
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 426 - 428
  • [39] Hardware partitioning software for dynamically reconfigurable SoC design
    Brunet, P
    Tanougast, C
    Berviller, Y
    Weber, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 106 - 111
  • [40] Hardware/software codesign of reconfigurable architectures using UML
    Steinbach, B
    Fröhlich, D
    Beierlein, T
    UML for SOC Design, 2005, : 89 - 117