RTD-based Reconfigurable Logic Gates for Programmable Logic Array Applications

被引：0
|
作者：
Bae, Donghyeok [1 ]
Park, Jaehong [1 ]
Kim, Maengkyu [1 ]
Jeong, Yongsik [1 ]
Yang, Kyounghoon [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea
来源：
2016 COMPOUND SEMICONDUCTOR WEEK (CSW) INCLUDES 28TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM) & 43RD INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS (ISCS) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [41] Reconfigurable logic for array processing
    Bakkes, PJ
    duPlessis, JJ
    AFRICON '96 - 1996 IEEE AFRICON : 4TH AFRICON CONFERENCE IN AFRICA, VOLS I & II: ELECTRICAL ENERGY TECHNOLOGY; COMMUNICATION SYSTEMS; HUMAN RESOURCES, 1996, : 582 - 585
  • [42] Reconfigurable chaotic logic gates based on novel chaotic circuit
    Behnia, S.
    Pazhotan, Z.
    Ezzati, N.
    Akhshani, A.
    CHAOS SOLITONS & FRACTALS, 2014, 69 : 74 - 80
  • [43] Reconfigurable nanoelectronics using graphene based spintronic logic gates
    Dery, Hanan
    Wu, Hui
    Ciftcioglu, Berkehan
    Huang, Michael
    Song, Yang
    Kawakami, Roland
    Shi, Jing
    Krivorotov, Ilya
    Telesca, Donald A.
    Zutic, Igor
    Sham, Lu J.
    SPINTRONICS IV, 2011, 8100
  • [44] PROGRAMMABLE LOGIC MACHINE (A PROGRAMMABLE CELL ARRAY)
    SKOKAN, ZE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 572 - 578
  • [45] Quantitative Characterization of Reconfigurable Transistor Logic Gates
    Raitza, Michael
    Maercker, Steffen
    Trommer, Jens
    Heinzig, Andre
    Klueppelholz, Sascha
    Baier, Christel
    Kumar, Akash
    IEEE ACCESS, 2020, 8 : 112598 - 112614
  • [46] Broadband reconfigurable logic gates in phonon waveguides
    D. Hatanaka
    T. Darras
    I. Mahboob
    K. Onomitsu
    H. Yamaguchi
    Scientific Reports, 7
  • [47] Broadband reconfigurable logic gates in phonon waveguides
    Hatanaka, D.
    Darras, T.
    Mahboob, I.
    Onomitsu, K.
    Yamaguchi, H.
    SCIENTIFIC REPORTS, 2017, 7
  • [48] Design and Simulation of Single Electron Threshold Logic Gate based Programmable Logic Array
    Ghosh, Arpita
    Jain, Amit
    Sarkar, Subir Kumar
    FIRST INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE: MODELING TECHNIQUES AND APPLICATIONS (CIMTA) 2013, 2013, 10 : 866 - 874
  • [49] A PIN-LOGIC GATE ARRAY FOR A PROGRAMMABLE LOGIC PROGRAMMER
    CRISAFULLI, K
    VLSI SYSTEMS DESIGN, 1986, 7 (10): : 30 - &
  • [50] A Reconfigurable Dynamic Logic Cell for Programmable Datapaths
    Hoe, David H. K.
    SSST: 2009 41ST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2009, : 376 - 380
12345