Improving energy-efficiency in high-performance processors by bypassing trivial instructions

被引：7
|
作者：
Atoofian, E. [1 ]
Baniasadi, A. [1 ]
机构：
[1] Univ Victoria, Dept Elect & Comp Engn, Victoria, BC V8P 5C2, Canada
来源：
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES | 2006年 / 153卷 / 05期
关键词：
Program processors;
D O I：
10.1049/ip-cdt:20050084
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Energy-efficiency benefits of bypassing trivial computations in high-performance processors are studied. Trivial computations are those computations whose output can be determined without performing the computation. Bypassing trivial instructions reduces energy consumption while improving performance. The present study shows that by bypassing trivial instructions and for the subset of SPEC'2K and MiBench benchmarks studied here, it is possible to improve energy and energy-delay up to 15.6 and 30.6%, respectively, in an optimistic scenario and by 10.8 and 21.7% in a pessimistic scenario, over a conventional processor.
引用
收藏
页码：313 / 322
页数：10
相关论文
共 50 条
  • [31] Achieving Energy-efficiency on MPSoCs: Performance and Power Optimizations
    Ding, Hongyuan
    Huang, Miaoqing
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [32] Improving the efficiency of graph algorithm executions on high-performance computing
    Moori, Marcelo K.
    Rocha, Hiago Mayk G. de A.
    Schwarzrock, Janaina
    Lorenzon, Arthur F.
    Beck, Antonio Carlos S.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2023, 35 (18):
  • [33] Evaluating load balancing policies for performance and energy-efficiency
    van den Berg, Freek
    Postema, Bjorn F.
    Haverkort, Boudewijn R.
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2016, (227): : 98 - 117
  • [34] Montium - Balancing between energy-efficiency, flexibility and performance
    Heysters, PM
    Smit, GJM
    Molenkamp, E
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 235 - 241
  • [35] Optimization of high-performance superscalar architectures for energy efficiency
    Zyuban, V
    Kogge, P
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 84 - 89
  • [36] Bandwidth Scheduling for Energy Efficiency in High-Performance Networks
    Shu, Tong
    Wu, Chase Q.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2017, 65 (08) : 3359 - 3373
  • [37] Compiler managed micro-cache bypassing for high performance EPIC processors
    Wu, YF
    Rakvic, R
    Chen, LL
    Miao, CC
    Chrysos, G
    Fang, J
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 134 - 145
  • [38] Exploiting compiler-generated schedules for energy savings in high-performance processors
    Valluri, M
    John, L
    Hanson, H
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 414 - 419
  • [39] USE POWER BYPASSING AND BUSING FOR HIGH-PERFORMANCE CIRCUITS
    HYSLOP, MS
    ELECTRONIC DESIGN, 1990, 38 (18) : 115 - &
  • [40] Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection
    Giterman, Robert
    Golman, Roman
    Teman, Adam
    IEEE ACCESS, 2019, 7 : 27641 - 27649
12345