High-power Digital Envelope Modulator for a Polar Transmitter in 65nm CMOS

被引:6
|
作者
Collados, Manel [1 ]
van Zeijl, Paul T. M. [2 ]
Pavlovic, Nenad [1 ]
机构
[1] NXP Semicond Res, High Tech Campus 37, NL-5656 AE Eindhoven, Netherlands
[2] Philips Res, NL-5656 AE Eindhoven, Netherlands
关键词
D O I
10.1109/CICC.2008.4672192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an 8-bit envelope modulator as part of a digital polar transmitter for Bluetooth and WLAN is demonstrated. The modulator performs digital-to-analog conversion, up-mixing and power amplification, allowing for an area-efficient, fully-integrated transmitter architecture. The circuit delivers 24.8dBm peak-power and 16.7dBm WLAN OFDM power with a mean EVM of 2.7% at 2GHz. The measured peak-power drain efficiency is 51% while the efficiency for OFDM is 24%. In Bluetooth EDR mode a 19.7dBm signal with 5%-rms, 13%-peak EVM, and 26% drain efficiency has been measured. The circuit is fabricated in CMOS 65nm with 50 angstrom thick-oxide devices and 2.5V power supply.
引用
下载
收藏
页码:733 / +
页数:2
相关论文
共 50 条
  • [1] A digital envelope modulator for an OFDM WLAN polar transmitter in 90 nm CMOS
    van Zeijl, P. T. M.
    Collados, M.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 192 - +
  • [2] A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS
    van Zeijl, Paul T. M.
    Collados, Manel
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) : 2204 - 2211
  • [3] A Power-optimized Reconfigurable CT ΣΔ Modulator in 65nm CMOS
    Wang, Rui
    Wen, Xiaoke
    Azadet, Kamran
    Li, Changzhi
    Chen, Jinghong
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 305 - 308
  • [4] 60 GHz transmitter circuits in 65nm CMOS
    Valdes-Garcia, Alberto
    Reynolds, Scott
    Plouchart, Jean-Oliver
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 583 - 586
  • [5] A WCDMA/WLAN Digital Polar Transmitter with Low-Noise ADPLL, Wide-Band PM/AM Modulator and Linearized PA in 65nm CMOS
    Zheng, Shiyuan
    Luong, Howard C.
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 375 - 378
  • [6] A Multiphase Interpolating Digital Power Amplifier for TX Beamforming in 65nm CMOS
    Bai, Zhidong
    Yuan, Wen
    Azam, Ali
    Walling, Jeffrey Sean
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 78 - +
  • [7] A wideband supply modulator for 20MHz RF bandwidth polar PAs in 65nm CMOS
    Shrestha, R.
    Van der Zee, R. A. R.
    de Graauw, A. J. M.
    Nauta, B.
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 73 - +
  • [8] A wideband supply modulator for 20MHz RF bandwidth polar PAs in 65nm CMOS
    Shrestha, R.
    Van der Zee, R. A. R.
    de Graauw, A. J. M.
    Nauta, B.
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 92 - +
  • [9] Prototype of simultaneous bidirectional data-transmitter in 65nm CMOS
    Kishishita, T.
    Krueger, H.
    JOURNAL OF INSTRUMENTATION, 2021, 16 (06)
  • [10] A 240GHz Wideband QPSK Transmitter in 65nm CMOS
    Kang, Shinwon
    Thyagarajan, Siva V.
    Niknejad, Ali M.
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 353 - 356