On the design of low-voltage, low-power CMOS analog multipliers for RF applications

被引：8
|
作者：
Debono, CJ
Maloberti, F
Micallef, J
机构：
[1] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
[2] Univ Malta, Dept Microelectron, Msida, Malta
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
[4] Univ Malta, Dept Microelect, Msida, Malta
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2002年 / 10卷 / 02期
关键词：
analog multiplier; CMOS RF; low power; low voltage;
D O I：
10.1109/92.994995
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Novel low-voltage, low-power techniques in the design of portable wireless communication systems are required. Two system examples of low-power analog multipliers operating from a 1.2 V supply are presented. These proposed structures achieve the required multiplication function by using current processing. The circuits were fabricated using standard double-poly CMOS processes for a 900 MHz application. Measurement results of the prototypes are comparable to other higher voltage designs.
引用
收藏
页码：168 / 174
页数：7
相关论文
共 50 条
  • [31] Design of Low-Voltage Low-Power 40-GHz CMOS VCO
    Wang, To-Po
    Lu, Wei-Bin
    Chu, Tsai-Sheng
    Lin, Shu-Hong
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [32] CMOS with active well bias for low-power and RF/analog applications
    Wann, C
    Harrington, J
    Mih, R
    Biesemans, S
    Han, K
    Dennard, R
    Prigge, O
    Lin, C
    Mahnkopf, R
    Chen, B
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 158 - 159
  • [33] Low-voltage and low-power CMOS voltage-to-current converter
    Liu, WH
    Liu, SI
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1029 - 1032
  • [34] Design Methodology Using Inversion Coefficient for Low-Voltage Low-Power CMOS Voltage Reference
    Colombo, Dalton M.
    Wirth, Gilson I.
    Fayomi, Christian
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 43 - 48
  • [35] A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables
    Fayed, Ayman A.
    Ismail, Mohammed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (02) : 480 - 495
  • [36] Low-Power Low-Voltage CMOS Analog Signal Processing Circuits Using a Functional Core
    Popa, Cosmin
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 680 - 683
  • [37] Low-voltage low-power accurate CMOS VT extractor
    Fikos, G
    Siskos, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (06) : 626 - 628
  • [38] CMOS/SOI technologies for low-power and low-voltage circuits
    Pelloie, JL
    Raynaud, C
    Faynot, O
    Grouillet, A
    de Pontcharra, JD
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 327 - 334
  • [39] Digital Calibration of Low-Voltage and Low-Power Analog ICs
    Sovcik, Michal
    Stopjakova, Viera
    Arbet, Daniel
    Kovac, Martin
    2018 16TH INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA), 2018, : 505 - 510
  • [40] Performances of low-voltage, low-power SOI CMOS technology
    Colinge, JP
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 229 - 236
12345