Defragmentation of Tasks in Many-Core Architecture

被引:15
|
作者
Pathania, Anuj [1 ]
Venkataramani, Vanchinathan [2 ]
Shafique, Muhammad [3 ,4 ]
Mitra, Tulika [2 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Syst, Haid & Neu Str 7, D-76131 Karlsruhe, Germany
[2] Natl Univ Singapore, Sch Comp SoC, 13 Comp Dr, Singapore 117417, Singapore
[3] Vienna Univ Technol, Vienna, Austria
[4] Vienna Univ Technol TU Wien, Embedded Comp Syst Grp, Treitistr 3, A-1040 Vienna, Austria
基金
新加坡国家研究基金会;
关键词
Many-core; task defragmentation; multiagent systems;
D O I
10.1145/3050437
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-cores can execute multiple multithreaded tasks in parallel. A task performs most efficiently when it is executed over a spatially connected and compact subset of cores so that performance loss due to communication overhead imposed by the task's threads spread across the allocated cores is minimal. Over a span of time, unallocated cores can get scattered all over the many-core, creating fragments in the task mapping. These fragments can prevent efficient contiguous mapping of incoming new tasks leading to loss of performance. This problem can be alleviated by using a task defragmenter, which consolidates smaller fragments into larger fragments wherein the incoming tasks can be efficiently executed. Optimal defragmentation of a many-core is an NP-hard problem in the general case. Therefore, we simplify the original problem to a problem that can be solved optimally in polynomial time. In this work, we introduce a concept of exponentially separable mapping (ESM), which defines a set of task mapping constraints on a many-core. We prove that an ESM enforcing many-core can be defragmented optimally in polynomial time.
引用
收藏
页数:21
相关论文
共 50 条
  • [41] NoC-based Many-Core Processor Using CUSPARC Architecture
    Soliman, Muhammad R.
    Fahmy, Hossam A. H.
    Habib, S. E. -D.
    2014 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2014, : 84 - 87
  • [42] LOCUS: Low-Power Customizable Many-Core Architecture for Wearables
    Tan, Cheng
    Kulkarni, Aditi
    Venkataramani, Vanchinathan
    Karunaratne, Manupa
    Mitra, Tulika
    Peh, Li-Shiuan
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [43] LOCUS: Low-Power Customizable Many-Core Architecture for Wearables
    Tan, Cheng
    Kulkarni, Aditi
    Venkataramani, Vanchinathan
    Karunaratne, Manupa
    Mitra, Tulika
    Peh, Li-Shiuan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (01)
  • [44] Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture
    Giorgi, Roberto
    Popovic, Zdravko
    Puzovic, Nikola
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 78 - 87
  • [45] BLOCK-BASED HARDWARE SCHEDULER DESIGN ON MANY-CORE ARCHITECTURE
    Ju, Lihan
    Pan, Ping
    Quan, Baixing
    Chen, Tianzhou
    Wu, Minghui
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 814 - 819
  • [46] Larrabee: A many-core x86 architecture for visual computing
    Seiler, Larry
    Carmean, Doug
    Sprangle, Eric
    Forsyth, Tom
    Abrash, Michael
    Dubey, Pradeep
    Junkins, Stephen
    Lake, Adam
    Sugerman, Jeremy
    Cavin, Robert
    Espasa, Roger
    Grochowski, Ed
    Juan, Toni
    Hanrahan, Pat
    ACM TRANSACTIONS ON GRAPHICS, 2008, 27 (03):
  • [47] A reconfigurable distributed architecture for clock generation in large many-core SoC
    Shan, Chuan
    Galayko, Dimitri
    Anceau, Francois
    Zianbetov, Eldar
    2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
  • [48] Design and Implementation of Adaptive SpMV Library for Multicore and Many-Core Architecture
    Tan, Guangming
    Liu, Junhong
    Li, Jiajia
    ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2018, 44 (04):
  • [49] Fast and Accurate Power Annotated Simulation: Application to a Many-Core Architecture
    Ducroux, Thomas
    Haugou, Germain
    Risson, Vincent
    Vivet, Pascal
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 191 - 198
  • [50] A Prototype System for Many-Core Architecture SMYLEref with FPGA Evaluation Boards
    Son-Truong Nguyen
    Kondo, Masaaki
    Hirao, Tomoya
    Inoue, Koji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08) : 1645 - 1653