Defragmentation of Tasks in Many-Core Architecture

被引:15
|
作者
Pathania, Anuj [1 ]
Venkataramani, Vanchinathan [2 ]
Shafique, Muhammad [3 ,4 ]
Mitra, Tulika [2 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Syst, Haid & Neu Str 7, D-76131 Karlsruhe, Germany
[2] Natl Univ Singapore, Sch Comp SoC, 13 Comp Dr, Singapore 117417, Singapore
[3] Vienna Univ Technol, Vienna, Austria
[4] Vienna Univ Technol TU Wien, Embedded Comp Syst Grp, Treitistr 3, A-1040 Vienna, Austria
基金
新加坡国家研究基金会;
关键词
Many-core; task defragmentation; multiagent systems;
D O I
10.1145/3050437
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-cores can execute multiple multithreaded tasks in parallel. A task performs most efficiently when it is executed over a spatially connected and compact subset of cores so that performance loss due to communication overhead imposed by the task's threads spread across the allocated cores is minimal. Over a span of time, unallocated cores can get scattered all over the many-core, creating fragments in the task mapping. These fragments can prevent efficient contiguous mapping of incoming new tasks leading to loss of performance. This problem can be alleviated by using a task defragmenter, which consolidates smaller fragments into larger fragments wherein the incoming tasks can be efficiently executed. Optimal defragmentation of a many-core is an NP-hard problem in the general case. Therefore, we simplify the original problem to a problem that can be solved optimally in polynomial time. In this work, we introduce a concept of exponentially separable mapping (ESM), which defines a set of task mapping constraints on a many-core. We prove that an ESM enforcing many-core can be defragmented optimally in polynomial time.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] Computer architecture in the many-core era
    Dally, Bill
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 1 - 1
  • [2] On runtime adaptive tile defragmentation for resource management in many-core systems
    Wang, Xiaohang
    Fei, Ting
    Zhang, Boquan
    Mak, Terrence
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 161 - 174
  • [3] TOWARDS A MANY-CORE ARCHITECTURE FOR HPC
    Wyngaard, Janet
    Inggs, Michael
    Collins, John
    Farrimond, Brian
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [4] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [5] Leveraging NoC-based Many-core Performance Through Runtime Mapping Defragmentation
    Dalzotto, Angelo Elias
    Borges, Caroline da Silva
    Ruaro, Marcelo
    Moraes, Fernando Gehm
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [6] Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems
    Ng, Jim
    Wang, Xiaohang
    Singh, Amit Kumar
    Mak, Terrence
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (11) : 3359 - 3372
  • [7] Stochastic testing of processing cores in a many-core architecture
    Kamran, Arezoo
    Navabi, Zainalabedin
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 183 - 193
  • [8] Study on the Mapping of Streaming Application on Many-Core Architecture
    Yu, Lei
    Liu, Zhiyong
    Fan, Dongrui
    Ma, Yike
    Song, Fenglong
    Ye, Xiaochun
    Xu, Weizhi
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 298 - 303
  • [9] Branch and Bound Algorithm for Parallel Many-Core Architecture
    Hazama, Kazuki
    Ebara, Hiroyuki
    2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018), 2018, : 272 - 277
  • [10] A compilation framework of dataflow programs for many-core architecture
    Yu, J.-Q. (yjqing@hust.edu.cn), 1600, Science Press (37):