A Thermal-Aware Mapping Algorithm for 3D Mesh Network-on-Chip Architecture

被引：0

作者：

Feng, Gui ^{[1
]}

Ge, Fen ^{[1
]}

Yu, Shuang ^{[1
]}

Wu, Ning ^{[1
]}

机构：

[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing 210016, Jiangsu, Peoples R China

来源：

2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2013年

关键词：

SYSTEMS;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present a thermal-aware mapping algorithm based on genetic algorithm that automatically maps IP cores onto 3D Mesh Network-on-Chip (NoC) architecture, which mainly takes the temperature deviation into account. In order to verify the efficiency of the algorithm, we applied our algorithm on various multimedia benchmark applications, and evaluated the performance and temperature with Nirgam and HotSpot. The result shows that, the deviation of temperature between nodes is reduced by 35% on average in our algorithm compared with random mapping, and the peak temperature is reduced by 13% on average, such that the elimination of hotspots and equilibrium of temperature are achieved with better performance.

引用

页数：4

共 50 条

[31] Through Silicon Via Placement and Mapping Strategy for 3D Mesh Based Network-on-Chip
Manna, Kanchan
Chattopadhyay, Santanu
Sengupta, Indranil
[J]. 2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
[32] A Reliability Aware Application Mapping onto Mesh based Network-on-Chip
Chatterjee, Navonil
Reddy, Sheshivardhan
Reddy, Shilpa
Chattopadhyay, Santanu
[J]. 2016 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN INFORMATION TECHNOLOGY (RAIT), 2016, : 537 - 542
[33] A Parallel Gauss-Seidel Algorithm on a 3D Torus Network-on-Chip Architecture
Day, Khaled
Al-Towaiq, Mohammad H.
[J]. 2015 NINTH INTERNATIONAL WORKSHOP ON INTERCONNECTION NETWORK ARCHITECTURES: ON-CHIP, MULTI-CHIP (INA-OCMC), 2015, : 13 - 16
[34] Thermal-aware testing of network-on-chip using multiple-frequency clocking
Liu, Chunsheng
Iyengar, Vikram
Pradhan, D. K.
[J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 46 - +
[35] An Efficient Partitioning Algorithm Based on Hypergraph for 3D Network-On-Chip Architecture Floorplanning
Tan, Junyan
Cai, Chunhua
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (05)
[36] Thermal-aware Energy Optimization by Synthesizing Firm 3-D Network-on-Chip with Voltage-Frequency Islands
Jin, Song
Liu, Jun
Wang, Yu
[J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 782 - 786
[37] Photonic network-on-chip architecture using 3D integration
Biberman, Aleksandr
Sherwood-Droz, Nicolas
Zhu, Xiaoliang
Preston, Kyle
Hendry, Gilbert
Levy, Jacob S.
Chan, Johnnie
Wang, Howard
Lipson, Michal
Bergman, Keren
[J]. OPTOELECTRONIC INTEGRATED CIRCUITS XIII, 2011, 7942
[38] THAMON: Thermal-aware High-performance Application Mapping onto Opto-electrical network-on-chip
Abdollahi, Meisam
Firouzabadi, Yasaman
Dehghani, Fatemeh
Mohammadi, Siamak
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 121
[39] An Efficient Mapping Algorithm on 2-D Mesh Network-on-Chip with Reconfigurable Switches
Bayar, Salih
Yurdakul, Arda
[J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
[40] A survey on mapping and scheduling techniques for 3D Network-on-chip
Kaur, Simran Preet
Ghose, Manojit
Pathak, Ananya
Patole, Rutuja
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 147

← 1 2 3 4 5 →