共 50 条
- [1] Thermo-Mechanical Process Emulation and Sensitivity Analysis of Wafer Warpage after Reconstitution in Fan-out Packaging [J]. 2019 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2019), 2019, : 355 - 360
- [4] Process Induced Wafer Warpage Optimizationfor Multi-chip Integrationon Wafer Level Molded Wafer [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1287 - 1293
- [6] A Study of SiCN Wafer-to-Wafer Bonding and Impact of Wafer Warpage [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1410 - 1417
- [7] A new designed trench structure to reduce the wafer warpage in wafer level packaging process [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 606 - 609
- [8] Polyimide Pattern Optimization for Reducing Wafer Warpage and Leakage Caused in Wafer Bumping Process [J]. 2017 IMAPS NORDIC CONFERENCE ON MICROELECTRONICS PACKAGING (NORDPAC), 2017, : 109 - 112
- [9] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848