Process Emulation for Predicting Die Shift and Wafer Warpage in Wafer Reconstitution

被引:0
|
作者
Yang, C. -Y. [1 ]
Liu, Y. -C. [1 ]
Chen, K. -S. [1 ]
Yang, T. -S. [1 ]
Wang, Y. -C. [2 ]
Lee, S. -S. [2 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan, Taiwan
[2] Adv Semicond Engn Co Ltd, Kaohsiung, Taiwan
关键词
Wafer reconstitution; Die-shift; Wafer Warpage; Finite element analysis; Mold flow analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer reconstitution is a vital process for serving as a buffer to decouple the processing developments between IC fabrication and electronics packaging. By this approach, the IC packaging is then independent from the chip processing. However, such a process brings numerous mechanical loadings during molding and curing phases. Without carefully planning, failures such as die-shirting and excessive wafer warpages are frequently reported and it induces problems for subsequent processing. In this work, it is desired to examine the key factor of die-shift and wafer warpage by performing both fluidic mold flow and solid thermo-mechanical analyses, as well as essential material characterizations. Preliminarily, the die-shift problem is deduced as interaction of fluid load, thermal expansion, shrinkage of molding compound and viscoelastic effect. To have a deeper insight, simplified fluid model and finite element analyses have been constructed to mimic the entire Recon process. For mold flow analysis, a simplified1-D viscous flow analytical model is adapted. It aims to find the relationship between the molding parameters and the achieved velocity and pressure fields for calculating the possible drag and shear forces acting on dies for causing shift. On the other hand, after molding, the stress and deformation of the entire curing process is then performed by finite element method. The possible die shirt and final warpage are then examined step by step to evaluate the contribution from each step and even each processing parameter. Both simplified 2-D axisymmetric and 3D models are performed and analyzed. The preliminary analysis results indicate that the thermal stress during curing is the current dominating factor. Related parameters such as the properties of compounds and carriers and the process parameters such as the curing temperature and duration could be the major controlling factors.
引用
收藏
页码:215 / 220
页数:6
相关论文
共 50 条
  • [1] Thermo-Mechanical Process Emulation and Sensitivity Analysis of Wafer Warpage after Reconstitution in Fan-out Packaging
    Yang, Cheng-Ying
    Chen, Kuo-Shen
    Yang, Tian-Shian G.
    Chiu, Tz-Cheng
    Ho, Ching-Jenq
    [J]. 2019 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2019), 2019, : 355 - 360
  • [2] Wafer-to-Wafer Bonding Fabrication Process-Induced Wafer Warpage
    Feng, Wei
    Shimamoto, Haruo
    Kawagoe, Tsuyoshi
    Honma, Ichirou
    Yamasaki, Masato
    Okutsu, Fumitake
    Masuda, Takatoshi
    Kikuchi, Katsuya
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2023, 36 (03) : 398 - 403
  • [3] Isolation process induced wafer warpage
    Jang, SA
    Yeo, IS
    Kim, YB
    Cho, BJ
    Lee, SK
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 1998, 1 (01) : 46 - 48
  • [4] Process Induced Wafer Warpage Optimizationfor Multi-chip Integrationon Wafer Level Molded Wafer
    Huang, Chen-Yu
    Ng, Daniel
    Lee, Hung-Ho
    Lin, Vito
    Lin, Chang-Fu
    Chung, C. Key
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1287 - 1293
  • [5] WAFER BOW AND WARPAGE
    TAKASU, SI
    OTSUKA, H
    YOSHIHIRO, N
    OKU, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 1981, 20 (01) : 25 - 30
  • [6] A Study of SiCN Wafer-to-Wafer Bonding and Impact of Wafer Warpage
    Iacovo, Serena
    D'have, Koen
    Okudur, Oguzhan Orkut
    De Vos, Joeri
    Uhrmann, Thomas
    Plach, Thomas
    Conard, Thierry
    Meersschaut, Johan
    Bex, Pieter
    Brems, Steven
    Phommahaxay, Alain
    Gonzalez, Mario
    Witters, Liesbeth
    Beyer, Gerald
    Beyne, Eric
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1410 - 1417
  • [7] A new designed trench structure to reduce the wafer warpage in wafer level packaging process
    Zhu, Chunsheng
    Lee, Heng
    Ye, Jiaotuo
    Xu, Gaowei
    Luo, Le
    Zhu, Chunsheng
    Lee, Heng
    Ye, Jiaotuo
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 606 - 609
  • [8] Polyimide Pattern Optimization for Reducing Wafer Warpage and Leakage Caused in Wafer Bumping Process
    Long, Xin-Jiang
    Shang, Jin-Tang
    Huang, Tao
    Zhang, Li
    [J]. 2017 IMAPS NORDIC CONFERENCE ON MICROELECTRONICS PACKAGING (NORDPAC), 2017, : 109 - 112
  • [9] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly
    Cadacio, Francisco, Jr.
    Wang, Teng
    Salahouelhadj, Abdellah
    Capuz, Giovanni
    Potoms, Goedele
    Rebibis, Kenneth June
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Gal, Wilfred
    Zijl, Jurrian
    Kersjes, Sebastiaan
    Wensink, Henk
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
  • [10] Warpage Reduction and Thermal Stress Study of Dicing Process in Wafer-to-Wafer Bonding Fabrication
    Feng, Wei
    Shimamoto, Haruo
    Kawagoe, Tsuyoshi
    Honma, Ichirou
    Yamasaki, Masato
    Okutsu, Fumitake
    Masuda, Takatoshi
    Kikuchi, Katsuya
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6265 - 6269