共 50 条
- [23] Level-hybrid optoelectronic TESH interconnection network 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 45 - 52
- [26] Challenges in interconnection network design in the era of multiprocessor and massively parallel microchips CIC'2000: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN COMPUTING, 2000, : 241 - 246
- [27] Hierarchical interconnection networks based on (3,3)-graphs for massively parallel processors IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (07): : 1649 - 1656
- [30] Microservers: A new memory semantics for massively parallel computing Proceedings of the International Conference on Supercomputing, 1999, : 454 - 463