TESH: A new hierarchical interconnection network for massively parallel computing

被引:0
|
作者
Jain, VK
Ghirmai, T
Horiguchi, S
机构
关键词
parallel computing; interconnection networks; hierarchical networks; tori-connected meshes (TESH); very large scale integration (VLSI); ultra large scale integration (ULSI); 3-D computer; stacked silicon planes;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Advanced scientific and engineering problems require massively parallel computing. Critical to the design-and ultimately the performance-of such computing systems is the interconnection network binding the computing elements, just as is the cardiovascular network to the human body. This paper develops a new interconnection network, ''Tori connected mESHes (TESH),'' consisting of k-ary n-cube connection of supernodes that comprise meshes of lower level nodes. its key features are the following: it is hierarchical, thus allowing exploitation of computation locality as well as easy expansion (up to a million processors), and it appears to be well suited for 3-D VLSI implementation, for it requires far fewer number of vertical wires than almost all known multi-computer networks. Presented in the paper are the architecture of the new network. node addressing and message routing. 3-D VLSI/ULSI considerations, and application of the network to massively parallel computing. Specifically, we discuss the mapping on to the network of stack filtering; a hardware oriented technique for order statistic image filtering.
引用
收藏
页码:837 / 846
页数:10
相关论文
共 50 条
  • [21] HTM: A New Hierarchical Interconnection Network for Future Generation Parallel Computers
    Rahman, M. M. Hafizur
    Shah, Asadullah
    Fukushi, Masaru
    Inoguchi, Yasushi
    IETE TECHNICAL REVIEW, 2016, 33 (02) : 93 - 104
  • [22] Recursive Diagonal Torus: An interconnection network for massively parallel computers
    Yang, YL
    Funahashi, A
    Jouraku, A
    Nishi, H
    Amano, H
    Sueyoshi, T
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2001, 12 (07) : 701 - 715
  • [23] Level-hybrid optoelectronic TESH interconnection network
    Jain, V
    Chapman, G
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 45 - 52
  • [24] Hierarchical Hexagon: A New Fault-Tolerant Interconnection Network for Parallel Systems
    Tripathy, Laxminath
    Tripathy, Chita Ranjan
    CYBERNETICS AND INFORMATION TECHNOLOGIES, 2021, 21 (01) : 32 - 49
  • [25] Recursive diagonal torus (RDT): An interconnection network for the massively parallel computers
    Yang, YL
    Amano, H
    Shibamura, H
    Sueyoshi, T
    SYSTEMS AND COMPUTERS IN JAPAN, 1996, 27 (09) : 43 - 54
  • [26] Challenges in interconnection network design in the era of multiprocessor and massively parallel microchips
    Parhami, B
    Kwai, DM
    CIC'2000: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN COMPUTING, 2000, : 241 - 246
  • [27] Hierarchical interconnection networks based on (3,3)-graphs for massively parallel processors
    Jan, GE
    Hwang, YS
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (07): : 1649 - 1656
  • [28] A spanning bus connected hypercube: A new scalable optical interconnection network for multiprocessors and massively parallel systems
    Louri, A
    Neocleous, C
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1997, 15 (07) : 1241 - 1252
  • [29] 3-DIMENSIONAL OPTICAL INTERCONNECTION TECHNOLOGY FOR MASSIVELY-PARALLEL COMPUTING SYSTEMS
    KYUMA, K
    TAI, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1070 - 1079
  • [30] Microservers: A new memory semantics for massively parallel computing
    Brockman, Jay B.
    Kogge, Peter M.
    Freeh, Vincent W.
    Kuntz, Shannon K.
    Sterling, Thomas L.
    Proceedings of the International Conference on Supercomputing, 1999, : 454 - 463