共 50 条
- [41] EFFICIENT FIR FILTER ARCHITECTURES SUITABLE FOR FPGA IMPLEMENTATION IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07): : 490 - 493
- [42] FPGA hardware implementation of an RNS FIR digital filter CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1340 - 1344
- [43] A Novel Adaptive FIR Filter Algorithm 2012 IX INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (BIHTEL), 2012,
- [44] HYBRID OPTIMIZATION DESIGN OF FIR FILTER 2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 289 - 293
- [45] Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 111 - 115
- [47] Bit Level FIR Filter Optimization using Hybrid Artificial Bee Colony algorithm 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,