Gradual bipolar resistive switching in Ni/Si3N4/n+-Si resistive-switching memory device for high-density integration and low-power applications

被引:27
|
作者
Kim, Sungjun [1 ,2 ]
Jung, Sunghun [1 ,2 ]
Kim, Min-Hwi [1 ,2 ]
Cho, Seongjae [3 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, ISRC, Seoul 151744, South Korea
[2] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151744, South Korea
[3] Gachon Univ, Dept Elect Engn, Songnam 461701, Gyeonggi Do, South Korea
基金
新加坡国家研究基金会;
关键词
Si3N4-based RRAM; Resistive switching; Abrupt reset; Gradual reset; Multi-level cell (MLC); Space-charge-limited current (SCLC); MECHANISM;
D O I
10.1016/j.sse.2015.08.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we report a gradual bipolar resistive switching memory device using Ni/Si(3)N(4/)n(+)-Si structure. Different reset transitions are observed depending on compliance current (I-COMP). The reset switching becomes abrupt around I-COMP = 10 mA, while gradual reset switching with fine controllability is preserved for the devices with I-COMP < 1 mA. We demonstrate multi-level cell (MLC) operation through the modulation of conducting path by controlling I-COMP and reset stop voltage (V-STOP) for I-COMP < 1 mA. For the devices with I-COMP = 10 mA, low resistance state (LRS) shows Ohmic behavior with metallic conducting paths, while high resistance state (HRS) shows non-Ohmic behavior. Also, it is revealed that LRS and HRS conductions follow space-charge-limited current (SCLC) mechanism in low I-COMP regime (I-COMP < 1 mA). (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:94 / 97
页数:4
相关论文
共 50 条
  • [31] Low power switching of Si-doped Ta2O5 resistive random access memory for high density memory application
    Kim, Beom Yong
    Lee, Kee Jeung
    Chung, Su Ock
    Kim, Soo Gil
    Ko, Young Seok
    Kim, Hyeong Soo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [32] Integration scheme of nanoscale resistive switching memory using bottom-up processes at room temperature for high-density memory applications
    Un-Bin Han
    Jang-Sik Lee
    Scientific Reports, 6
  • [33] Integration scheme of nanoscale resistive switching memory using bottom-up processes at room temperature for high-density memory applications
    Han, Un-Bin
    Lee, Jang-Sik
    SCIENTIFIC REPORTS, 2016, 6
  • [34] MACHINING OF HIGH-DENSITY HIGH-STRENGTH SI3N4 PARTS
    MILLER, DG
    BOOHER, CR
    HOLDEN, AN
    AMERICAN CERAMIC SOCIETY BULLETIN, 1972, 51 (08): : 652 - &
  • [35] Vertical Resistive Switching Memory (VRRAM): A Real 3D Device Demonstration and Analysis of High-Density Application
    Wu, T. Y.
    Chen, Y. S.
    Gu, P. Y.
    Chen, W. S.
    Lee, H. Y.
    Chen, P. S.
    Tsai, K. H.
    Tsai, C. H.
    Rahaman, S. Z.
    Lin, Y. D.
    Chen, F. T.
    Tsai, M. J.
    Ku, T. K.
    PROCEEDINGS OF TECHNICAL PROGRAM - 2014 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2014,
  • [36] Influence of the voltage window on resistive switching memory characteristics based on g-C3N4 device
    Wang, Xiaojun
    Sun, Bai
    Li, Xiaoxia
    Guo, Bolin
    Zeng, Yushuang
    Mao, Shuangsuo
    Zhu, Shouhui
    Xia, Yudong
    Tian, Shu
    Luo, Weiting
    CERAMICS INTERNATIONAL, 2018, 44 (15) : 18108 - 18112
  • [37] PROCESSING OF HIGH-DENSITY SINTERED SIC WHISKER REINFORCED SI3N4 COMPOSITES
    OLAGNON, C
    BULLOCK, E
    FANTOZZI, G
    CERAMICS INTERNATIONAL, 1991, 17 (01) : 53 - 60
  • [38] Negative differential resistance and resistive switching behavior in broad-spectrum electroluminescent devices based on Si3N4/Si thin films deposited by E-beam
    Palacios-Marquez, B.
    Montiel-Gonzalez, Z.
    Perez-Garcia, S. A.
    Moreno, M.
    Morales-Sanchez, A.
    APPLIED SURFACE SCIENCE, 2025, 682
  • [40] Stable reconfiguring, high-density memory and synaptic characteristics in Sn alloyed CsPbI3 perovskite based resistive switching device
    Huang, Min
    Hou, Mingshu
    Xing, Haiyang
    Tu, Jiale
    Jia, Shuanglian
    JOURNAL OF ALLOYS AND COMPOUNDS, 2023, 934