A Combined Analytical and Simulation-Based Model for Performance Evaluation of a Reconfigurable Instruction Set Processor

被引：0

作者：

Mehdipour, Farhad ^{[1
]}

Noori, Hamid ^{[2
]}

Javadi, Bahman ^{[3
]}

Honda, Hiroaki ^{[2
]}

Inoue, Koji ^{[4
]}

Murakami, Kazuaki ^{[4
]}

机构：

[1] Kyushu Univ, Fac Informat Sci & Elect Engn, Fukuoka 812, Japan

[2] Informat Technol & Nanotechnol, Inst Syst, Fukuoka, Japan

[3] Amirkabir Univ Technol, Comp Engn, Dept It, Tehran, Iran

[4] Kyushu Univ, Dept Informat, Fukuoka, Japan

来源：

PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009 | 2009年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. The conventional approaches based on synthesis and simulations are very time consuming and need a considerable design effort. A combined analytical and simulation-based model (CAnSO(*)) is proposed and validated for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycle-accurate simulation to make a reasonable evaluation and provide a valuable insight. Compared to cycle-accurate simulation results, CAnSO proves almost 2% variation in the speedup measurement.

引用

页码：564 / +

页数：2

共 50 条

[21] EMPIRICAL EVALUATION OF SOME FEATURES OF INSTRUCTION SET PROCESSOR ARCHITECTURES
LUNDE, A
[J]. COMMUNICATIONS OF THE ACM, 1977, 20 (03) : 143 - 153
[22] Flag and Register Array Based High Performance Instruction Set Architecture of Embedded Processor
Pandey, Bishwajeet
Jain, Shalini
Kumar, Mayank
[J]. 2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 716 - 720
[23] Run-Time Reconfigurable Instruction Set Processor Design: RT-RISP
Iqbal, M. Aqeel
Awan, Uzma Saeed
[J]. 2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 512 - +
[24] Reconfigurable application specific instruction set processor for viterbi and Log-MAP decoding
Vogt, Timo
Wehn, Norbert
[J]. 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 142 - 147
[25] A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment
Vogt, Timo
Wehn, Norbert
[J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 36 - 41
[26] RAiSE: simulation-based analytical model of AGN jets and lobes
Turner, Ross J.
Yates-Jones, Patrick M.
Shabala, Stanislav S.
Quici, Benjamin
Stewart, Georgia S. C.
[J]. MONTHLY NOTICES OF THE ROYAL ASTRONOMICAL SOCIETY, 2022, 518 (01) : 945 - 964
[27] RAiSE: simulation-based analytical model of AGN jets and lobes
Turner, Ross J.
Yates-Jones, Patrick M.
Shabala, Stanislav S.
Quici, Benjamin
Stewart, Georgia S. C.
[J]. MONTHLY NOTICES OF THE ROYAL ASTRONOMICAL SOCIETY, 2023, 518 (01) : 945 - 964
[28] Research on technique of retargetable simulation for application specific instruction set processor
Wang, Zhi-Gang
Li, Xi
Zhou, Xue-Hai
Yu, Jie
[J]. Xitong Fangzhen Xuebao / Journal of System Simulation, 2007, 19 (06): : 1249 - 1255
[29] Simulation-based Performance Evaluation of Skewed Uncontrolled Intersections
A. R. Arathi
M. Harikrishna
Mithun Mohan
[J]. International Journal of Intelligent Transportation Systems Research, 2023, 21 : 349 - 360
[30] Performance evaluation of production systems: A simulation-based approach
Artiba, A
Iassinovski, S
Pichel, D
[J]. SIMULATION AND MODELLING: ENABLERS FOR A BETTER QUALITY OF LIFE, 2000, : 302 - 306

← 1 2 3 4 5 →