The design and optimization of a package for frequency divider at 5.5 GHz

被引:0
|
作者
Huang, JS [1 ]
Zheng, HY [1 ]
Gao, ST [1 ]
Li, YS [1 ]
机构
[1] Hebei Semicond Res Inst, Package Dept, Shijiazhuang 050051, Peoples R China
关键词
electronic package; parasitics; model; electromagnetic analysis; high frequency; divider; Computer Aided Design (CAD); Computer Aided Analysis (CAA);
D O I
10.1109/EPTC.2003.1298701
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High speed IC-packages require high electric performance, high I/O number high interconnect density low thermal resistance, especially high electromagnetic performance. The parasitics associated with integrated circuit packaging are beginning to affect the performance of the integrated circuit with the rise in operating frequencies. Hence it has become necessary to model various characteristics of the package to provide better understanding of these effects. The package design and analysis should be aided with computer and some CAD/CAA software. This paper introduces the design and optimization of the package for high speed IC, as an example, a package for 5.5GHz frequency divider, includes model, parameter, simulation, analysis and optimization. In the end, the design results of the package are given.
引用
收藏
页码:101 / 104
页数:4
相关论文
共 50 条
  • [1] A Wide Tuning 10 Ghz VCO and A High frequency Divider Design
    Zhong, Xiangyu
    Sun, George
    Wang, Zhihua
    Wang, Wenshen
    [J]. 2015 IEEE International Wireless Symposium (IWS 2015), 2015,
  • [2] The Design of a 5 GHz Programmable Frequency Divider for Fractional-N Frequency Synthesizer
    Chen, Zhongshan
    Tu, Yan
    Feng, Liang
    [J]. MATERIAL AND MANUFACTURING TECHNOLOGY II, PTS 1 AND 2, 2012, 341-342 : 623 - +
  • [3] Design of 10 GHz, 2.6 mW frequency divider in 0.25 μm CMOS
    He, CM
    Sun, YH
    [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1136 - 1138
  • [4] 1GHZ FREQUENCY-DIVIDER
    DIJKSTRA, W
    [J]. ELECTRONICS WORLD & WIRELESS WORLD, 1994, (1694): : 66 - 66
  • [5] Design of 120:1 Frequency Divider for a 12.6 GHz Phase-Locked Loop
    Duong, H. T.
    Tran, N.
    Huynh, A. T.
    Le, H. V.
    Skafidas, E.
    [J]. 2014 1ST AUSTRALIAN MICROWAVE SYMPOSIUM (AMS), 2014, : 33 - 34
  • [6] A 49.2 GHz HEMT static frequency divider using an analog/microwave design approach
    Raghavan, G
    Case, MG
    Matloubian, M
    Pobanz, CW
    Micovic, M
    Hu, M
    Ngo, C
    Janke, P
    McCalla, K
    [J]. GAAS IC SYMPOSIUM - 22ND ANNUAL, TECHNICAL DIGEST 2000, 2000, : 85 - 87
  • [7] Design of Low Noise 10 GHz divide-by-16 ... 511 Frequency Divider
    Jurgo, M.
    Kiela, K.
    Navickas, R.
    [J]. ELEKTRONIKA IR ELEKTROTECHNIKA, 2013, 19 (06) : 87 - 90
  • [8] Design of a 24 GHz Programmable Frequency Divider in 65-nm CMOS Process
    Bao, Huagui
    Li, Zhiqun
    Li, Qin
    Wang, Zhigong
    [J]. PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13), 2013, 84 : 1854 - 1861
  • [9] A 21.68 GHz low-power frequency synthesizer chip design with an injection-locked frequency divider
    Huang, Jhin-Fang
    Hsu, Chien-Ming
    Chen, Kuo-Lung
    Liu, Ron-Yi
    [J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (01) : 200 - 205
  • [10] Design of a CMOS Parametric Frequency Divider with 2.4-GHz Output Frequency for RF Systems-on-a-Chip
    Yan, Mengting
    Hussein, Hussein M. E.
    Cassella, Cristian
    Rinaldi, Matteo
    Onabajo, Marvin
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1978 - 1982