Formal specification and verification of embedded system with shared resources

被引:0
|
作者
Bang, KS [1 ]
Choi, JY [1 ]
Jang, SH [1 ]
机构
[1] Korea Univ, Dept Comp Sci & Engn, Seoul, South Korea
关键词
D O I
10.1109/IWRSP.2004.1311088
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In order to achieve a correct implementation, it has been known that a specification and its verification in early design stage are important, especially during developing safety critical or embedded real-time systems. Statechart is a widely used graphical formal specification language; however, it is not trivial to specify software systems in case that shared resources have to be specified due to no concept of shared resources. In this paper, we present an extension of Statechart, Statechart with Shared Resources, the semantics of which are based on a process algebra, and we demonstrate its expressiveness by specifying muC/OS 11, one of the well-known real-time commercial operating systems used in various fields. Using a resource concept in Statechart, it is clear for designer to capture design requirements efficiently and can verify the requirement specifications formally using a tool called VERSA.
引用
收藏
页码:8 / 14
页数:7
相关论文
共 50 条
  • [1] Formal Verification of GP Specification based Embedded Operating System
    Sun, Haiyong
    Lei, Hang
    Qiao, Lei
    Yang, Zheng
    [J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND APPLICATION ENGINEERING (CSAE2018), 2018,
  • [2] Formal verification for embedded system designs
    Chen, X
    Hsieh, H
    Balarin, F
    Watanabe, Y
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2003, 8 (2-3) : 139 - 153
  • [3] Formal Verification for Embedded System Designs
    Xi Chen
    Harry Hsieh
    Felice Balarin
    Yosinori Watanabe
    [J]. Design Automation for Embedded Systems, 2003, 8 : 139 - 153
  • [4] Using Reo for formal specification and verification of system designs
    Razavi, Niloofar
    Sirjani, Marjan
    [J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 113 - +
  • [5] Formal specification and verification of VHDL
    Bickford, M
    Jamsek, D
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
  • [6] Formal Specification and Verification of CRDTs
    Zeller, Peter
    Bieniusa, Annette
    Poetzsch-Heffter, Arnd
    [J]. FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48
  • [7] FORMAL FOUNDATION FOR SPECIFICATION AND VERIFICATION
    LAMPORT, L
    SCHNEIDER, FB
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1985, 190 : 203 - 285
  • [8] Formal verification of embedded logic controller specification with computer deduction in temporal logic
    Grobelna, Iwona
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (12A): : 47 - 50
  • [9] Verification of a microcomputer program specification embedded in a reactive system
    Ishihara, Y
    Ninomiya, K
    Seki, H
    Takahara, D
    Yamada, Y
    Omoto, S
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1082 - 1091
  • [10] Specification and formal verification of safety properties in a point automation system
    Sener, Ibrahim
    Kaymakci, Ozgur Turay
    Ustoglu, Ilker
    Cansever, Galip
    [J]. TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2016, 24 (03) : 1384 - 1396