Bit-parallel finite field multiplier and squarer using polynomial basis

被引:115
|
作者
Wu, HP [1 ]
机构
[1] Univ Waterloo, Ctr Appl Cryptog Res, Dept Combinat & Optimizat, Waterloo, ON N2L 3G1, Canada
关键词
finite fields arithmetic; hardware architecture; polynomial basis;
D O I
10.1109/TC.2002.1017695
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Sit-parallel finite field multiplication using polynomial basis can be realized in two steps: polynomial multiplication and reduction modulo the irreducible polynomial. In this article, we present an upper complexity bound for the modular polynomial reduction. When the field is generated with an irreducible trinomial, closed form expressions for the coefficients of the product are derived in term of the coefficients of the multiplicands. Complexity of the multiplier architectures and their critical path length is evaluated and they are comparable to the previous proposals for the same class of fields. Analytical form for bit-parallel squaring operation is also presented. The complexities for bit-parallel squarer are also derived when an irreducible trinomial is used. Consequently, it is argued that to solve multiplicative inverse using polynomial basis can be at least as good as using normal basis.
引用
收藏
页码:750 / 758
页数:9
相关论文
共 50 条
  • [31] An Efficient CRT-Based Bit-Parallel Multiplier for Special Pentanomials
    Li, Yin
    Cui, Xinyuan
    Zhang, Yu
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (03) : 736 - 742
  • [32] High-speed and Pipelined Finite Field Bit-Parallel Multiplier over GF(2m) for Elliptic Curve Cryptosystems
    Rashidi, Bahram
    Farashahi, Reza Rezaeian
    Sayedi, Sayed Masoud
    [J]. 2014 11TH INTERNATIONAL ISC CONFERENCE ON INFORMATION SECURITY AND CRYPTOLOGY (ISCISC), 2014, : 15 - 20
  • [33] Low complexity bit-parallel squarer for GF(2n) defined by irreducible trinomials
    Park, Sun-Mi
    Chang, Ku-Young
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (09) : 2451 - 2452
  • [34] Self-checking alternating logic bit-parallel Gaussian normal basis multiplier with type-t
    Chuang, T. -P.
    Chiou, C. W.
    Lin, S. -S.
    [J]. IET INFORMATION SECURITY, 2011, 5 (01) : 33 - 42
  • [35] Low-complexity bit-parallel canonical and normal basis multipliers for a class of finite fields
    Koc, CK
    Sunar, B
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (03) : 353 - 356
  • [36] A Chip for Linearization of RF Power Amplifiers using Predistortion based on a Bit-Parallel Complex Multiplier
    Pietro Andreani
    Lars Sundstro¨m
    [J]. Analog Integrated Circuits and Signal Processing, 2000, 22 : 25 - 30
  • [37] Low-complexity bit-parallel canonical and normal basis multipliers for a class of finite fields
    Koc, CK
    Sunar, B
    [J]. 1998 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, 1998, : 294 - 294
  • [38] A chip for linearization of RF power amplifiers using predistortion based on a bit-parallel complex multiplier
    Andreani, P
    Sundström, L
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 22 (01) : 25 - 30
  • [39] A chip for linearization of RF power amplifiers using digital predistortion with a bit-parallel complex multiplier
    Andreani, P
    Sundström, L
    Karlsson, N
    Svensson, M
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 346 - 349
  • [40] Efficient parallel multiplier in shifted polynomial basis
    Negre, Christophe
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 109 - 116