Variability-aware multilevel integrated spiral inductor synthesis

被引:35
|
作者
Nieuwoudt, Arthur [1 ]
Massoud, Yehia [1 ]
机构
[1] Rice Univ, Houston, TX 77005 USA
基金
美国国家科学基金会;
关键词
analog synthesis; multilevel optimization; process variation; spiral inductor;
D O I
10.1109/TCAD.2006.882475
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To successfully design spiral inductors in increasingly complex and integrated mixed-signal systems, effective design automation techniques must be created. In this paper, the authors develop an automated synthesis methodology for integrated spiral inductors to efficiently generate Pareto-optimal designs based on application requirements. At its core, the synthesis approach employs a scalable multilevel single-objective optimization,engine that integrates the flexibility of deterministic pattern search optimization with the rapid convergence of local nonlinear convex optimization. Multiobjective optimization techniques and surrogate functions are utilized to approximate Pareto surfaces in the design space to locate Pareto-optimal spiral inductor designs. Using the synthesis methodology, the authors also demonstrate how to reduce the impact of process variation and other sources of modeling error on spiral inductors. The results indicate that the multilevel single-objective optimization engine locates near-optimal spiral inductor geometries with significantly fewer function evaluations than current techniques, whereas the overall synthesis methodology efficiently optimizes inductor designs with an improvement of up to 51% in key design constraints while reducing the impact of process variation and modeling error.
引用
收藏
页码:2613 / 2625
页数:13
相关论文
共 50 条
  • [41] Hardware-corroborated Variability-Aware SRAM Methodology
    Joshi, R.
    Kanj, R.
    Butt, S.
    Acar, E.
    Lea, D.
    Sciacca, D.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 344 - 349
  • [42] Variability-Aware Parsing in the Presence of Lexical Macros and Conditional Compilation
    Kaestner, Christian
    Giarrusso, Paolo G.
    Rendel, Tillmann
    Erdweg, Sebastian
    Ostermann, Klaus
    Berger, Thorsten
    OOPSLA 11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON OBJECT ORIENTED PROGRAMMING SYSTEMS LANGUAGES AND APPLICATIONS, 2011, : 805 - 824
  • [43] A Semi-Analytical Approach for Variability-Aware Jitter Estimation
    Challa, Bhavani Sankar
    Tripathi, Jai Narayan
    Achar, Ramachandra
    IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
  • [44] Variability-Aware Semantic Slicing Using Code Property Graphs
    Gerling, Lea
    Schmid, Klaus
    SPLC'19: PROCEEDINGS OF THE 23RD INTERNATIONAL SYSTEMS AND SOFTWARE PRODUCT LINE CONFERENCE, VOL A, 2020, : 65 - 71
  • [45] Variability-aware parsing in the presence of lexical macros and conditional compilation
    Philipps University Marburg, Germany
    不详
    ACM SIGPLAN Not., 10 (805-824):
  • [46] On the Variability-aware Design of Memristor-based Logic Circuits
    Escudero, M.
    Vourkas, I.
    Rubio, A.
    Moll, F.
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
  • [47] Variability-Aware Modeling of Supply Induced Jitter in CMOS Inverters
    Verma, Vinod Kumar
    Tripathi, Jai Narayan
    2023 IEEE 27TH WORKSHOP ON SIGNAL AND POWER INTEGRITY, SPI, 2023,
  • [48] Design for Integrated Planar Spiral Inductor for MEMS
    Benhadda Y.
    Derkaoui M.
    Mendaz K.
    Kharbouch H.
    Spiteri P.
    Periodica polytechnica Electrical engineering and computer science, 2023, 67 (04): : 425 - 437
  • [49] Variability-Aware Design of RRAM-Based Analog CAMs
    Bazzi, Jinane
    Sweidan, Jana
    Fouda, Mohammed E.
    Kanj, Rouwaida
    Eltawil, Ahmed M.
    IEEE ACCESS, 2024, 12 : 55859 - 55873
  • [50] A Variability-Aware Adaptive Test Flow for Test Quality Improvement
    Shintani, Michihiro
    Uezono, Takumi
    Takahashi, Tomoyuki
    Hatayama, Kazumi
    Aikyo, Takashi
    Masu, Kazuya
    Sato, Takashi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) : 1056 - 1066