共 50 条
- [1] Direct digital frequency synthesis using a modified CORDIC [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D241 - D244
- [2] A direct digital frequency synthesizer based on CORDIC algorithm implemented with FPGA [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 832 - 835
- [4] An area optimized direct digital frequency synthesizer based on improved hybrid CORDIC algorithm [J]. PROCEEDINGS OF 2007 INTERNATIONAL WORKSHOP ON SIGNAL DESIGN AND ITS APPLICATIONS IN COMMUNICATIONS, 2007, : 243 - +
- [6] The Design of Direct Digital Synthesizer Based On Cordic Algorithm and FPGA Implementation [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE & APPLICATION TECHNOLOGY (ICCIA 2016), 2016, 56 : 122 - 126
- [7] Low-Power and High-SFDR Direct Digital Frequency Synthesizer Based on Hybrid CORDIC Algorithm [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 249 - +
- [8] A Digital Implementation of Delay Relevant Frequency Measurement Technology Based on CORDIC Algorithm [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON EDUCATION, MANAGEMENT, INFORMATION AND MEDICINE (EMIM 2015), 2015, 8 : 1087 - 1091
- [10] SINE/COS GENERATOR FOR DIRECT DIGITAL FREQUENCY SYNTHESIZER USING PIPELINED CORDIC PROCESSOR [J]. 2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,