Analysis of Power Management Techniques in Multicore Processors

被引:3
|
作者
Nagalakshmi, K. [1 ]
Gomathi, N. [2 ]
机构
[1] Hindusthan Inst Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
[2] Vel Tech Dr RR & Dr SR Univ, Dept Comp Sci & Engn, Madras, Tamil Nadu, India
关键词
Multicore processor; Power management; DVFS; Clock gating; Task scheduling; Task migration; TASK; PERFORMANCE; ALGORITHM; SYSTEMS; SOFT;
D O I
10.1007/978-981-10-3174-8-35
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Power and performance have become significant metrics in the designing of multicore processors. Due to the ceasing of Moore's law and Dennard scaling, reducing power budget without compromising the overall performance is considered as a predominant limiting factor in multicore architecture. Of late technological advances in power management techniques of the multicore system substantially balance the conflicting goals of low power, low cost, small area, and high performance. This paper aims at ascertaining more competent power management techniques for managing power consumption of multicore processor through investigations. We highlight the necessity of the power management techniques and survey several new approaches to focus their pros and cons. This article is intended to serve the researchers and architects of multicore processors in accumulating ideas about the power management techniques and to incorporate it in near future for more effective fabrications.
引用
收藏
页码:397 / 418
页数:22
相关论文
共 50 条
  • [31] An all Digital Frequency-Locked Loop Immune to Hysteresis Effects for Power Management of Multicore Processors
    Tretz, Christophe
    Guo, Chen
    Jacobowitz, Lawrence
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [32] CPU Scheduling for Power/Energy Management on Multicore Processors Using Cache Miss and Context Switch Data
    Datta, Ajoy K.
    Patel, Rajesh
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (05) : 1190 - 1199
  • [33] Architectural and Technological Approaches for Efficient Energy Management in Multicore Processors
    Buduleci, Claudiu
    Gellert, Arpad
    Florea, Adrian
    Brad, Remus
    COMPUTERS, 2024, 13 (04)
  • [34] Gedae's automated management of hierarchical memories on multicore processors
    Lundgren, William
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 29 - +
  • [35] Analysis of the Effectiveness of Core Swapping in Modern Multicore Processors
    Zajac, Piotr
    Szermer, Michal
    Janicki, Marcin
    Maj, Cezary
    Pietrzak, Piotr
    Napieralski, Andrzej
    2013 19TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2013, : 385 - 388
  • [36] Static timing analysis of shared caches for multicore processors
    Zhang, W. (wzhang4@vcu.edu), 1600, Korean Institute of Information Scientists and Engineers (06):
  • [37] A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques
    Yang, Jianwei
    Han, Jun
    Dai, Fan
    Wang, Weizhen
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (06) : 1423 - 1434
  • [38] Multicore processors as array processors: Research opportunities
    Cappello, Peter
    IEEE 17th International Conference on Application-Specific Systems, Architectures and Processors, Proceedings, 2006, : 169 - 169
  • [39] A Power Model Combined of Architectural Level and Gate Level for Multicore Processors
    Peng, Manman
    Hu, Yan
    2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 1652 - 1655
  • [40] Power optimization techniques for associative processors
    Yantir, Hasan Erdem
    Eltawil, Ahmed M.
    Niar, Smail
    Kurdahi, Fadi J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 90 : 44 - 53