Analysis of Power Management Techniques in Multicore Processors

被引:3
|
作者
Nagalakshmi, K. [1 ]
Gomathi, N. [2 ]
机构
[1] Hindusthan Inst Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
[2] Vel Tech Dr RR & Dr SR Univ, Dept Comp Sci & Engn, Madras, Tamil Nadu, India
关键词
Multicore processor; Power management; DVFS; Clock gating; Task scheduling; Task migration; TASK; PERFORMANCE; ALGORITHM; SYSTEMS; SOFT;
D O I
10.1007/978-981-10-3174-8-35
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Power and performance have become significant metrics in the designing of multicore processors. Due to the ceasing of Moore's law and Dennard scaling, reducing power budget without compromising the overall performance is considered as a predominant limiting factor in multicore architecture. Of late technological advances in power management techniques of the multicore system substantially balance the conflicting goals of low power, low cost, small area, and high performance. This paper aims at ascertaining more competent power management techniques for managing power consumption of multicore processor through investigations. We highlight the necessity of the power management techniques and survey several new approaches to focus their pros and cons. This article is intended to serve the researchers and architects of multicore processors in accumulating ideas about the power management techniques and to incorporate it in near future for more effective fabrications.
引用
收藏
页码:397 / 418
页数:22
相关论文
共 50 条
  • [1] Modeling and analysis of power in multicore network processors
    Huang, S.
    Luo, Y.
    Feng, W.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 878 - +
  • [2] Dynamic Power Management for Dark Silicon Multicore Processors
    Garg, Siddharth
    DARK SILICON AND FUTURE ON-CHIP SYSTEMS, 2018, 110 : 171 - 216
  • [3] Supervised Learning Based Power Management for Multicore Processors
    Jung, Hwisung
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (09) : 1395 - 1408
  • [4] Efficient Traffic Aware Power Management for Multicore Communications Processors
    Iqbal, Muhammad Faisal
    John, Lizy K.
    PROCEEDINGS OF THE EIGHTH ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'12), 2012, : 123 - 133
  • [5] Countering power analysis attacks by exploiting characteristics of multicore processors
    Yang, Jianwei
    Dai, Fan
    Wang, Jielin
    Zeng, Jianmin
    Zhang, Zhang
    Han, Jun
    Zeng, Xiaoyang
    IEICE ELECTRONICS EXPRESS, 2018, 15 (07):
  • [6] Enabling Improved Power Management in Multicore Processors through Clustered DVFS
    Kolpe, Tejaswini
    Zhai, Antonia
    Sapatnekar, Sachin S.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 293 - 298
  • [7] Machine Learning for Power, Energy, and Thermal Management on Multicore Processors: A Survey
    Pagani, Santiago
    Manoj, P. D. Sai
    Jantsch, Axel
    Henkel, Joerg
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 101 - 116
  • [8] A Power Capping Controller for Multicore Processors
    Almoosa, N.
    Song, W.
    Wardi, Y.
    Yalamanchili, S.
    2012 AMERICAN CONTROL CONFERENCE (ACC), 2012, : 4709 - 4714
  • [9] A Survey of Techniques for Cache Partitioning in Multicore Processors
    Mittal, Sparsh
    ACM COMPUTING SURVEYS, 2017, 50 (02)
  • [10] Performance analysis and multicore processors
    Carleton, G
    Shands, W
    DR DOBBS JOURNAL, 2006, 31 (05): : 22 - +