Shuhai: Benchmarking High Bandwidth Memory on FPGAs

被引:45
|
作者
Wang, Zeke [1 ]
Huang, Hongjing [1 ]
Zhang, Jie [1 ]
Alonso, Gustavo [2 ]
机构
[1] Zhejiang Univ, Collaborat Innovat Ctr Artificial Intelligence, Hangzhou, Peoples R China
[2] Swiss Fed Inst Technol, Syst Grp, Zurich, Switzerland
基金
中国国家自然科学基金;
关键词
D O I
10.1109/FCCM48280.2020.00024
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
FPGAs are starting to be enhanced with High Bandwidth Memory (HBM) as a way to reduce the memory bandwidth bottleneck encountered in some applications and to give the FPGA more capacity to deal with application state. However, the performance characteristics of HBM are still not well specified, especially in the context of FPGAs. In this paper, we bridge the gap between nominal specifications and actual performance by benchmarking HBM on a state-of-the-art FPGA, i.e., a Xilinx Alveo U280 featuring a two-stack HBM subsystem. To this end, we propose Shuhai, a benchmarking tool that allows us to demystify all the underlying details of HBM on an FPGA. FPGA-based benchmarking should also provide a more accurate picture of HBM than doing so on CPUs/GPUs, since CPUs/GPUs are noisier systems due to their complex control logic and cache hierarchy. Since the memory itself is complex, leveraging custom hardware logic to benchmark inside an FPGA provides more details as well as accurate and deterministic measurements. We observe that 1) HBM is able to provide up to 425 GB/s memory bandwidth, and 2) how HBM is used has a significant impact on performance, which in turn demonstrates the importance of unveiling the performance characteristics of HBM so as to select the best approach. Shuhai can be easily generalized to other FPGA boards or other generations of memory, e.g., HBM3, and DDR3. We will make Shuhai open-source, benefiting the community.
引用
收藏
页码:111 / 119
页数:9
相关论文
共 50 条
  • [41] Folded Bloom Filter for High Bandwidth Memory, with GPU implementations
    Hayashikawa, Masatoshi
    Nakano, Koji
    Ito, Yasuaki
    Yasudo, Ryota
    [J]. 2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR 2019), 2019, : 18 - 27
  • [42] Overcoming Design Challenges for High Bandwidth Memory Interface with CoWoS
    Chen, Victor
    Abdel-dayem, Bassem
    Wan, Changhua
    Ling, Feng
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY, EMCSI, 2022, : 455 - 458
  • [43] LTCC Package for High-bandwidth Logic to Memory Interconnection
    Chujo, Norio
    Uematsu, Yutaka
    Takai, Toshiaki
    Toyama, Masahiro
    Masukawa, Junichi
    Nagatomo, Hiroyuki
    [J]. 2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 5 - 8
  • [44] Investigation of transactional memory using FPGAs
    Grinberg, Simon
    Weiss, Shlomo
    [J]. 2006 IEEE 24TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL, 2006, : 119 - +
  • [45] Exploring new features of high-bandwidth memory for GPUs
    Li, Bingchao
    Song, Choungki
    Wei, Jizeng
    Ahn, Jung Ho
    Kim, Nam Sung
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (14):
  • [46] The DIMM Tree Architecture: A High Bandwidth and Scalable Memory System
    Therdsteerasukdi, Kanit
    Byun, Gyung-Su
    Ir, Jeremy
    Reinman, Glenn
    Cong, Jason
    Chang, M. F.
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 388 - 395
  • [47] A high-bandwidth memory pipeline for wide issue processors
    Cho, S
    Yew, PC
    Lee, G
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) : 709 - 723
  • [48] FIFO-based Hardware Sorters for High Bandwidth Memory
    Nakano, Koji
    Ito, Yasuaki
    Bordim, Jacir L.
    [J]. 2019 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2019, : 663 - 672
  • [49] Scalable QoS-aware memory controller for high-bandwidth packet memory
    Lee, Yuk-Jun
    Chung, Eui-Young
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 289 - 301
  • [50] Exploring Irregular Memory Accesses on FPGAs
    Halstead, Robert J.
    Villarreal, Jason
    Najjar, Walid
    [J]. PROCEEDINGS OF THE FIRST WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHM (IAAA'11), 2011, : 31 - 34