Design and Evaluation of a System-on-Chip based Modulator

被引：0
|
作者：
Singh, Vinita [1 ,2 ]
Manikandan, J. [1 ,2 ]
机构：
[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India
[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India
来源：
2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年
关键词：
FPGA; Modulators; System-on-Chip;
D O I：
10.1109/wispnet45539.2019.9032847
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.
引用
收藏
页码：13 / 17
页数：5
相关论文
共 50 条
  • [21] Interconnection generation for system-on-chip design
    Winter, Markus
    Fettweis, Gerhard
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 91 - +
  • [22] System-Level Behavior Construction and Design Risk Evaluation Based on United Model for System-on-Chip
    Yu, JinShan
    Li, Tun
    2009 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND COMPUTER SCIENCE, VOL 1, PROCEEDINGS, 2009, : 382 - +
  • [23] Configurable and flexible System-on-Chip design
    Hu, Hua
    Wang, Luke
    Xing, Jianguo
    DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218
  • [24] Reliability tests for system-on-chip design
    Firtat, B
    Enoiu, C
    Delovsky, G
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
  • [25] A cohesive FPGA-based system-on-chip design curriculum
    Lynch, JD
    Hammerstrom, D
    Kravitz, R
    2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 17 - 18
  • [26] SystemC-based design methodology for reconfigurable system-on-chip
    Qu, Y
    Tiensyrjä, K
    Soininen, JP
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 364 - 371
  • [27] Cosimulation-based power estimation for system-on-chip design
    Lajolo, M
    Raghunathan, A
    Dey, S
    Lavagno, L
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 253 - 266
  • [28] Cluster-based test architecture design for system-on-chip
    Goel, SK
    Marinissen, EJ
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 259 - 264
  • [29] Network-on-chip: A new paradigm for system-on-chip design
    Nurmi, Jari
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 2 - 6
  • [30] An efficient bus architecture for system-on-chip design
    Cordan, B
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
12345