Depth profiling of ultra-thin oxynitride gate dielectrics by using MCs2+ technique

被引:1
|
作者
Gui, D. [1 ]
Mo, Z. Q. [1 ]
Xing, Z. X. [1 ]
Huang, Y. H. [1 ]
Hua, Y. N. [1 ]
Zhao, S. P. [1 ]
Cha, L. Z. [2 ]
机构
[1] Chartered Semicond Mfg Ltd, Singapore 738406, Singapore
[2] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
关键词
Silicon oxynitride; Secondary ion mass spectrometry; Surface transient effect; Cap layer; Nitrogen profile; MCs2+;
D O I
10.1016/j.apsusc.2008.06.047
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Ultra-thin silicon oxynitride (SiOxNy) is the leading candidate to replace pure silicon oxide (SiO2) before high k dielectrics come into place because oxynitrides demonstrate several properties superior to those of the conventional gate oxides. The performance of the transistor was reported to depend on the N dose and its distribution in the gate oxide. Therefore, accurate characterization of SiOxNy is prerequisite to control the quality of the ultra-thin nitrided gate oxide. However, secondary ion mass spectrometry (SIMS) faces big challenges in analyzing ultra-thin gate oxide because of surface effect and matrix effect. In this work, MCs2+ (M stands for matrix element) was detected to reduce the matrix effect in depth pro. ling the ultrathin oxynitride. However, N pro. le was very close to the top surface if the oxynitirde was fabricated by decoupled plasma nitridation (DPN). With the conventional approach, the N dose was overestimated and the N pro. le was distorted near the top surface. To obtain a reliable N pro. le, the oxynitride was capped with a thin layer of oxide. The N pro. le of interest was hence in the region of sputtering equilibrium, i.e. the surface effect was minimized. As the results, reliable N dose and pro. le have been obtained. (C) 2008 Elsevier B. V. All rights reserved.
引用
收藏
页码:1437 / 1439
页数:3
相关论文
共 50 条
  • [21] Optical metrology for ultra-thin oxide and high-K gate dielectrics
    Chism, WW
    Diebold, AC
    Price, J
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 124 - 128
  • [22] Negative bias temperature instability of pMOSFETs with ultra-thin SiON gate dielectrics
    Tsujikawa, S
    Mine, T
    Watanabe, K
    Shimamoto, Y
    Tsuchiya, R
    Ohnishi, K
    Onai, T
    Yugami, J
    Kimura, S
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 183 - 188
  • [23] Voltage acceleration of time-dependent breakdown of ultra-thin gate dielectrics
    Pompl, T
    Röhner, M
    MICROELECTRONICS RELIABILITY, 2005, 45 (12) : 1835 - 1841
  • [24] The effect of lanthanum (La) incorporation in ultra-thin ZrO2 high-κ gate dielectrics
    Liu, Chuan-Hsi
    Juan, Pi-Chun
    Chou, Yi-Hsien
    Hsu, Hung-Wen
    MICROELECTRONIC ENGINEERING, 2012, 89 : 2 - 5
  • [25] Depth profiling of ultra-thin alumina layers grown on Co(0001)
    Nemsak, S.
    Skala, T.
    Yoshitake, M.
    Prince, K. C.
    Matolin, V.
    JOURNAL OF PHYSICS-CONDENSED MATTER, 2013, 25 (09)
  • [26] Ultra-thin polymer gate dielectrics for top-gate polymer field-effect transistors
    Noh, Yong-Young
    Sirringhaus, Henning
    ORGANIC ELECTRONICS, 2009, 10 (01) : 174 - 180
  • [27] New findings NBTI in partially depleted SOI transistors with ultra-thin gate dielectrics
    Zhang, J
    Marathe, A
    Taylor, K
    Zhao, E
    En, B
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 687 - 688
  • [28] Enabling single-wafer process technologies for reliable ultra-thin gate dielectrics
    Miner, G
    Xing, GC
    Joo, HS
    Sanchez, E
    Yokota, Y
    Chen, CL
    Lopes, D
    Balakrishna, A
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 3 - 14
  • [29] COMPARISON OF ULTRA-THIN GATE DIELECTRICS FOR 0.1 MU-M MOS DEVICES
    BENISTANT, F
    MONDON, F
    MARTIN, F
    GUEGAN, G
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 105 - 108
  • [30] Investigation of the growth and chemical stability of composite metal gates on ultra-thin gate dielectrics
    Claflin, B
    Binger, M
    Lucovsky, G
    Yang, HY
    SILICON FRONT-END TECHNOLOGY-MATERIALS PROCESSING AND MODELLING, 1998, 532 : 171 - 176