Improved extra group network: a new fault-tolerant multistage interconnection network

被引:30
|
作者
Bistouni, Fathollah [1 ]
Jahanshahi, Mohsen [2 ]
机构
[1] Islamic Azad Univ, Dept Elect Comp & Biomed Engn, Qazvin Branch, Qazvin, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Cent Tehran Branch, Tehran, Iran
来源
JOURNAL OF SUPERCOMPUTING | 2014年 / 69卷 / 01期
关键词
Parallel processing; Multistage interconnection network; Fault tolerance; Reliability; Extra group network; RELIABILITY-ANALYSIS; PERFORMANCE; DESIGN;
D O I
10.1007/s11227-014-1132-y
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Supersystems are shown to provide enough computational power to solve complex problems on a real-time basis. In all these systems, the computational parallelism is obtained from multiple processors. Multistage interconnection networks (MINs) play a vital role on the performance of these multiprocessor systems. This paper introduces a new fault-tolerant MIN named as improved extra group network (IEGN). IEGN is designed by existing extra group (EGN) network, which is a regular multipath network with limited fault tolerance. IEGN provides four times more paths between any source-destination pairs compared with EGN. The performance of IEGN has been evaluated in terms of permutation capability, fault tolerance, reliability, path length, and cost. It has also been proved that the IEGN can achieve better results in terms of fault tolerance, reliability, path length and cost-effectiveness, in comparison to known networks, namely, EGN, augmented baseline network, augmented shuffle-exchange network, fault-tolerant double tree, Benes network, and Replicated MIN.
引用
收藏
页码:161 / 199
页数:39
相关论文
共 50 条
  • [31] Design of a fault tolerant multistage interconnection network with parallel duplicated switches
    Kamiura, N
    Kodera, T
    Matsui, N
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 143 - 151
  • [32] A FAULT-TOLERANT GAAS CMOS INTERCONNECTION NETWORK FOR SCALABLE MULTIPROCESSORS
    BUTNER, SE
    BORDELON, SL
    ENDRES, L
    DODD, J
    SHETLER, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (05) : 692 - 705
  • [33] Fault-tolerant routing and disjoint paths in dual-cube: a new interconnection network
    Li, YM
    Peng, ST
    PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, 2001, : 315 - 322
  • [34] Twin vertices in fault-tolerant metric sets and fault-tolerant metric dimension of multistage interconnection networks
    Prabhu, S.
    Manimozhi, V
    Arulperumjothi, M.
    Klavzar, Sandi
    APPLIED MATHEMATICS AND COMPUTATION, 2022, 420
  • [35] Twin vertices in fault-tolerant metric sets and fault-tolerant metric dimension of multistage interconnection networks
    Prabhu, S.
    Manimozhi, V.
    Arulperumjothi, M.
    Klavžar, Sandi
    Applied Mathematics and Computation, 2022, 420
  • [36] THE NUMBER OF PERMUTATIONS REALIZABLE IN FAULT-TOLERANT MULTISTAGE INTERCONNECTION NETWORKS
    MASUYAMA, H
    ICHIMORI, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1994, E77D (09) : 1032 - 1041
  • [37] FAULT-TOLERANT MULTISTAGE INTERCONNECTION NETWORKS - PERFORMANCE RELIABILITY TRADEOFFS
    YANG, SC
    SILVESTER, JA
    COMPUTING SYSTEMS, 1990, 5 (04): : 233 - 242
  • [38] A NEW LOOK AT FAULT-TOLERANT NETWORK ROUTING
    DOLEV, D
    HALPERN, JY
    SIMONS, B
    STRONG, HR
    INFORMATION AND COMPUTATION, 1987, 72 (03) : 180 - 196
  • [39] FAULT-TOLERANT ROUTING IN UNIQUE-PATH MULTISTAGE OMEGA NETWORK
    CHANG, HW
    CHUNG, KL
    INFORMATION PROCESSING LETTERS, 1992, 44 (04) : 201 - 204
  • [40] Fault Tolerant Interconnection Network Design
    Rajkumar, S.
    Goyal, Neeraj Kumar
    IETE TECHNICAL REVIEW, 2016, 33 (04) : 396 - 404