Characterization of the Over-Erase Algorithm in FN/FN Embedded NOR Flash Arrays

被引:1
|
作者
Zambelli, Cristian [1 ]
Olivo, Piero [1 ]
机构
[1] Univ Ferrara, Dipartimento Ingn, I-44122 Ferrara, Italy
关键词
Over-erase algorithm; Flash memories; FN/FN; soft-programming; reliability; SIMULATION; MODEL;
D O I
10.1109/TDMR.2015.2478918
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The over-erase algorithm (OEA) is the state-of-theart procedure exploited in NOR Flash architectures to increase the memory reliability against the over-erase phenomenon mainly caused by either fast or erratic bits. In FN/FN architectures, since the soft-programming operation involved in the algorithm uses the same physical mechanism of the erase operation, its execution potentially triggers additional failures. In this paper, a detailed characterization of the soft-programming failures is provided by categorizing their statistical occurrence in order to capture their relationship with the failures exposed after the execution of the algorithm. A model of the failure rate is then derived to provide a rough guideline for OEA optimization in terms of performance and reliability.
引用
收藏
页码:529 / 535
页数:7
相关论文
共 14 条
  • [1] Junction optimization for embedded 40nm FN/FN flash memory
    Baiano, Alessandro
    van Duuren, Michiel
    van der Vegt, Erik
    Schippers, Bob
    Beurze, Robert
    Mofrad, Daniel Tajari
    van Zwol, Hans
    Chen, Yu
    Chiang, Jed
    Lokker, Han
    van Dijk, Kitty
    Verbree, Jouke
    Chen, Yi Ning
    Garbe, Jochen
    Verhaar, Rob
    Dormans, Do
    [J]. 2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2015, : 173 - 176
  • [2] Embedded Erase Failure in NOR Flash EEPROM Memory
    Lim, Bryan
    Wong, Vivien
    Gooi, L. C.
    Lee, Cecilia
    Francis, Caroline
    Lee, K. Y.
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 843 - 845
  • [3] Demonstration of Split-Gate Type Trigate Flash Memory With Highly Suppressed Over-Erase
    Kamei, Takahiro
    Liu, Yongxun
    Matsukawa, Takashi
    Endo, Kazuhiko
    O'uchi, Shinichi
    Tsukada, Junichi
    Yamauchi, Hiromi
    Ishikawa, Yuki
    Hayashida, Tetsuro
    Sakamoto, Kunihiro
    Ogura, Atsushi
    Masahara, Meishoku
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 345 - 347
  • [4] High performance SONGS memory cells free of drain turn-on and over-erase: Compatibility issue with current flash technology
    Cho, MK
    Kim, DM
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (08) : 399 - 401
  • [5] Physically-based evaluation of aging contributions in HC/FN-programmed 40 nm NOR Flash technology
    Torrente, Giulio
    Coignus, Jean
    Vernhet, Alexandre
    Ogier, Jean-Luc
    Roy, David
    Ghibaudo, Gerard
    [J]. MICROELECTRONICS RELIABILITY, 2017, 79 : 281 - 287
  • [6] Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide-charge storage layer
    Tan, YN
    Chim, WK
    Cho, BJ
    Choi, WK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) : 1143 - 1147
  • [7] A novel self-aligned Si-wire flash memory featuring multi-bit/cell operation, fast edge plus FN erase, and over-erasure immunity
    Hsueh, M. H.
    Shih, Y. H.
    Wu, M. D.
    Hsiao, W. M.
    Lu, C. P.
    Wu, C. W.
    Hsieh, J. Y.
    Lai, E. K.
    Hsieh, K. Y.
    Liu, Rich
    Lu, Chih-Yuan
    [J]. 2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, 2007, : 52 - +
  • [8] Characterization and modeling of program/erase induced device degradation in 2T-FNFN-NOR flash memories
    Tao, Guoqiao
    Chauveau, Helene
    Boter, Dick
    van der Vegt, Erik
    Dormans, Do
    Verhaar, Rob
    [J]. IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 219 - 223
  • [9] Cost-effective integration of an FN-programmed embedded flash memory into a 0.25 μm RF-BiCMOS technology
    Fox, A
    Ehwald, KE
    Schley, P
    Barth, R
    Marschmeyer, S
    Wolf, C
    Stikanov, VE
    Gromovyy, A
    Hudyryev, A
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 463 - 466
  • [10] Trapped-hole-enhanced erase-level shift by FN-stress disturb in sub-90-nm-node embedded SONOS memory
    Terai, Masayuki
    Tsuji, Yukihide
    Kotsuji, Setsu
    Fujieda, Shinji
    Ando, Koichi
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1464 - 1471