Design, implementation and performances analysis of an on board processor - Based satellite network

被引:0
|
作者
Feltrin, E [1 ]
Weller, E [1 ]
Martin, E [1 ]
Zamani, K [1 ]
机构
[1] Eutelsat SA, F-75015 Paris, France
关键词
DVB; On Board Processor; TDMA; IP networks;
D O I
10.1109/ICC.2004.1313160
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The new generation system that Eutelsat proposes for the development of high interactivity satellite networks is the Skyplex Data. Based on one of the first processors installed for commercial purposes in a geo-synchronous satellite, this system supports the implementation of broadband mesh IP networks for point-to-point or multicast transmissions. This paper focuses on the main technical features of the system and analyzes the results of the tests performed with a particular attention on the delivery of new services supporting the multimedia high interactivity applications, the data connection and data transfer.
引用
收藏
页码:3321 / 3325
页数:5
相关论文
共 50 条
  • [31] The design and implementation of CAN board based on ISA bus
    Chen, Y.
    Long, Z.-Q.
    Lu, Z.-G.
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2001, 23 (03): : 115 - 119
  • [32] Design and Implementation of Intent-Driven Satellite Network Routing
    Li, Tangyi
    Song, Yanbo
    Ouyang, Ymg
    Yang, Chungang
    IEEE INFOCOM 2024-IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS, INFOCOM WKSHPS 2024, 2024,
  • [33] A switching system in the on-board processor for the mobile satellite communication
    Taira, S
    Takeda, O
    Kawakami, Y
    SPACE COMMUNICATIONS, 1998, 15 (03) : 147 - 152
  • [34] Design and Implementation of a Seeker Signal Processor based on FPGA and DSP
    Xie, Min
    Jiang, Yuansong
    Huang, Jiazhi
    Wang, Chao
    2015 8th International Congress on Image and Signal Processing (CISP), 2015, : 1411 - 1416
  • [35] Implementation of an Initial-Configuration based on Self-Reconfiguration for an On-Board Processor
    Rittner, Florian
    Glein, Robert
    2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 55 - 62
  • [36] A model based approach to design applications for network processor
    Afsharian, S
    Bertolino, A
    De Angelis, G
    Iovanna, P
    Mirandola, R
    RAPID INTEGRATION OF SOFTWARE ENGINEERING TECHNIQUES, 2005, 3475 : 93 - 101
  • [37] Design and Implementation of FPGA Based Processor for Wireless Sensor Nodes
    Pragati, Sugantha R.
    Jawahar, A.
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1912 - 1916
  • [38] The design and implementation of the massively parallel processor based on the matrix architecture
    Noda, Hideyuki
    Nakajima, Masami
    Dosaka, Katsumi
    Nakata, Kiyoshi
    Higashida, Motoki
    Yamamoto, Osamu
    Mizumoto, Katsuya
    Tanizaki, Tetsushi
    Gyohten, Takayuki
    Okuno, Yoshihiro
    Kondo, Hiroyuki
    Shimazu, Yukihiko
    Arimoto, Kazutami
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 183 - 192
  • [39] Design of IP Based On-Board Computer for Small Satellite
    Husni, Emir
    Putra, Angga
    Febrian, Nazmi
    2015 4TH INTERNATIONAL CONFERENCE ON INSTRUMENTATION, COMMUNICATIONS, INFORMATION TECHNOLOGY, AND BIOMEDICAL ENGINEERING (ICICI-BME), 2015, : 272 - 277
  • [40] DESIGN, IMPLEMENTATION AND PERFORMANCE VALIDATION OF AN IP BASED AERONAUTICAL TELECOMMUNICATIONS NETWORK USING SATELLITE LINKS
    Pico Ortiz, Oscar Fernando
    2016 INTEGRATED COMMUNICATIONS NAVIGATION AND SURVEILLANCE (ICNS), 2016,