Ether: Malware Analysis via Hardware Virtualization Extensions

被引:0
|
作者
Dinaburg, Artem [1 ]
Royal, Paul [1 ]
Sharif, Monirul [1 ]
Lee, Wenke [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
关键词
Malware Analysis; Dynamic Analysis; Virtualization; Emulation; Unpacking;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Malware has become the centerpiece of most security threats on the Internet. Malware analysis is an essential technology that extracts the runtime behavior of malware, and supplies signatures to detection systems and provides evidence for recovery and cleanup. The focal point in the malware analysis battle is how to detect versus how to hide a malware analyzer from malware during runtime. State-of-the-art analyzers reside in or emulate part of the guest; operating system and its underlying hardware, making them easy to detect; and evade. In this paper, we propose a transparent and external approach to malware analysis, which is motivated by the intuition that for a malware analyzer to be transparent, it, must, not, induce any side-effects that are unconditionally detectable by malware. Our analyzer, Ether, is based on a novel application of hardware virtualization extensions such as Intel VT, and resides completely outside of the target OS environment. Thus, there are no in-guest, software components vulnerable to detection, and there are no shortcomings that arise from incomplete or inaccurate system emulation. Our experiments are based on our study of obfuscation techniques used to create 25,000 recent; malware samples. The result's show that; Ether remains transparent and defeats, the obfuscation tools that evade existing approaches.
引用
收藏
页码:51 / 62
页数:12
相关论文
共 50 条
  • [1] Holography: A Hardware Virtualization Tool for Malware Analysis
    Dai, Shih-Yao
    Fyodor, Yarochkin
    Wu, Jain-Shing
    Lin, Chih-Hung
    Huang, Yennun
    Kuo, Sy-Yen
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 263 - +
  • [2] MAS: Malware Analysis System Based on Hardware-Assisted Virtualization Technology
    Kim, Taehyoung
    Kim, Inhyuk
    Min, Changwoo
    Eom, Young Ik
    SECURITY TECHNOLOGY, DISASTER RECOVERY AND BUSINESS CONTINUITY, 2010, 122 : 134 - 141
  • [3] Transparency and Semantics Coexist: When Malware Analysis Meets the Hardware Assisted Virtualization
    Wang, Guofeng
    Liu, Chuanyi
    Lin, Jie
    TRUSTWORTHY COMPUTING AND SERVICES, 2014, 426 : 29 - 37
  • [4] V2E: Combining Hardware Virtualization and Software Emulation for Transparent and Extensible Malware Analysis
    Yan, Lok-Kwong
    Jayachandra, Manjukumar
    Zhang, Mu
    Yin, Heng
    ACM SIGPLAN NOTICES, 2012, 47 (07) : 227 - 237
  • [5] Transitioning Native Application into Virtual Machine by Using Hardware Virtualization Extensions
    Ul haq, Muhammad Shams
    Liao, Lejian
    Ma Lerong
    2016 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C), 2016, : 397 - 403
  • [6] Samsara: Efficient Deterministic Replay in Multiprocessor Environments with Hardware Virtualization Extensions
    Ren, Shiru
    Tan, Le
    Li, Chunqi
    Xiao, Zhen
    Song, Weijia
    PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, 2016, : 551 - 564
  • [7] Study of virtual machine introspection based on hardware architecture and virtualization extensions
    Zou, Bingyu
    Zhang, Huanguo
    Chen, Jingjun
    Sichuan Daxue Xuebao (Gongcheng Kexue Ban)/Journal of Sichuan University (Engineering Science Edition), 2015, 47 (01): : 54 - 59
  • [8] Hardware failure virtualization via software encoded processing
    Wappler, Ute
    Fetzer, Christof
    2007 5TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, VOLS 1-3, 2007, : 977 - 982
  • [9] From Malware Testing to Virtualization
    Revay, Lukas
    PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM INTELLIGENT SYSTEMS 2018 (INTELS'18), 2019, 150 : 751 - 756
  • [10] Hardware-assisted virtualization extensions for LEON processors in mixed-criticality systems
    Losa, Borja
    Parra, Pablo
    Da Silva, Antonio
    Polo, oscar R.
    Tejedor, J. Ignacio G.
    Martinez, Agustin
    Sanchez, Sebastian
    Guzman, David
    MICROPROCESSORS AND MICROSYSTEMS, 2025, 112