Enabling a uniform programming model across the software/hardware boundary

被引:0
|
作者
Anderson, Erik [1 ]
Agron, Jason [1 ]
Peck, Wesley [1 ]
Stevens, Jim [1 ]
Baijot, Fabrice [1 ]
Komp, Ed [1 ]
Sass, Ron [1 ]
Andrews, David [1 ]
机构
[1] Univ Kansas, David Andrews Informat & Telecommun Technol Ctr, 2335 Irving Hill Rd, Lawrence, KS 66045 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present hthreads, a unifying programming model for specifying application threads running within a hybrid CPU/FPGA system. Threads are specified from a single pthreads multithreaded application program and compiled to run on the CPU or synthesized to run on the FPGA. The hthreads system, in general, is unique within the reconfigurable computing community as it abstracts the CPU/FPGA components into a unified custom threaded multiprocessor architecture platform. To support the abstraction of the CPU/FPGA component boundary, we have created the hardware thread interface (HWTI) component that frees the designer from having to specify and embed platform specific instructions to form customized hardware/software interactions. Instead, the hardware thread interface supports the generalized pthreads API semantics, and allows passing of abstract data types between hardware and software threads. Thus the hardware thread interface provides an abstract, platform independent compilation target that enables thread and instruction-level parallelism across the software/hardware boundary.
引用
收藏
页码:89 / +
页数:3
相关论文
共 50 条
  • [41] HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming
    Ejjeh, Adel
    Medvinsky, Leon
    Councilman, Aaron
    Nehra, Hemang
    Sharma, Suraj
    Adve, Vikram
    Nardi, Luigi
    Nurvitadhi, Eriko
    Rutenbar, Rob A.
    2022 IEEE 33RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2022, : 1 - 10
  • [42] A quantitative prediction model for hardware/software partitioning
    Meeuws, Roel
    Yankova, Yana
    Bertels, Koen
    Gaydadjiev, Georgi
    Vassiliadis, Stamatis
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 735 - 739
  • [43] New Model and Algorithm for Hardware/Software Partitioning
    Ji-Gang Wu
    Thambipillai Srikanthan
    Guang-Wei Zou
    Journal of Computer Science and Technology, 2008, 23 : 644 - 651
  • [44] Using a hardware model checker to verify software
    Edwards, SA
    Ma, T
    Damiano, R
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 85 - 90
  • [45] Uncertain Model and Algorithm for Hardware/Software Partitioning
    Jiang, Yu
    Zhang, Hehua
    Jiao, Xun
    Song, Xiaoyu
    Hung, William N. N.
    Gu, Ming
    Sun, Jiaguang
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 243 - 248
  • [46] A Petri Net Model for Hardware/Software Codesign
    Paulo Maciel
    Edna Barros
    Wolfgang Rosenstiel
    Design Automation for Embedded Systems, 1999, 4 : 243 - 310
  • [47] New model and algorithm for hardware/software partitioning
    Wu, Ji-Gang
    Srikanthan, Thambipillai
    Zen, Guang-Wei
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2008, 23 (04) : 644 - 651
  • [48] A software debugger interface for an 8051 hardware model
    Verma, L
    Pottinger, HJ
    Beetner, DG
    2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 112 - 114
  • [49] New Model and Algorithm for Hardware/Software Partitioning
    武继刚
    Thambipillai Srikanthan
    邹广伟
    Journal of Computer Science & Technology, 2008, (04) : 644 - 651
  • [50] Model refinement for hardware-software codesign
    Gong, J
    Gajski, DD
    Bakshi, S
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 270 - 274