A Novel Low Power CMOS VGA

被引：0
|
作者：
Du Yongqian [1 ]
Liu Shibin [1 ]
Li Guifang [1 ]
机构：
[1] Northwestern Polytech Univ, Xian 710072, Peoples R China
来源：
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INTELLIGENT COMMUNICATION | 2015年 / 16卷
关键词：
VGA; exponential current; low power; subthreshold; linear-in-dB;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A low-power Variable Gain Amplifier (VGA) is demonstrated in a commercial 0.18 mu m CMOS technology, with a chip size of 0.019mm(2). To compensate the threshold voltage process variation, a control voltage level shift (CVLS) methodology is proposed. The VGA was measured with a dynamic range of 29dB with a +/-0.62dB error. The total power consumption is 186 mu W, and the bandwidth is 26MHz.
引用
收藏
页码：256 / 258
页数：3
相关论文
共 50 条
  • [31] An Offset Cancellation CMOS VGA for GPS Receiver
    Li, Tianwang
    Jiang, Jinguang
    Ye, Bo
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 101 - +
  • [32] A 0.13μm CMOS VGA for multistandard receivers
    D'Amico, S
    Chironi, V
    Baschirotto, A
    2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings, 2005, : 131 - 134
  • [33] Low voltage low power CMOS VCO
    Hwang, CK
    Kokubo, M
    Aoki, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (03) : 424 - 430
  • [34] A low-power CMOS programmable frequency divider with novel retiming scheme
    Radhapuram, Saichandrateja
    Bae, Jungnam
    Jo, Ikkyun
    Kihara, Takao
    Matsuoka, Toshimasa
    IEICE ELECTRONICS EXPRESS, 2015, 12 (06): : 1 - 7
  • [35] A Novel Low Power Multilpier and Full Adder using Hybrid CMOS Logic
    Vani, A. Swetha
    Lokesh, M. Ratna
    Devi, B. Sowmya
    Kushal, A. K. K. V. N. S.
    Kumar, Aylapogu Pramod
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 303 - 307
  • [36] NOVEL, LOW POWER, NONLINEAR DILATATION AND EROSION FILTERS REALIZED IN THE CMOS TECHNOLOGY
    Dlugosz, Rafal
    Rydlewski, Andrzej
    Talaska, Tomasz
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2015, 28 (02) : 237 - 249
  • [37] A Novel High Linearity and Low Power Folded CMOS LNA for UWB Receivers
    Zhang, Xin
    Wang, Chunhua
    Sun, Yichuang
    Peng, Haijun
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
  • [38] Design of A Novel All-CMOS Low Power Voltage Reference Circuit
    Xu, Yusen
    Hui, Wei
    Huang, Fengying
    Huang, Jiwei
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [39] A NEW LOW POWER UNIPOLAR CMOS
    Lin, Jyi-Tsong
    Haga, Steve
    Shih, Ming-Tsung
    Lin, Yong-Huang
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [40] A Novel Low Phase Noise and Low Power DCO in 90 nm CMOS Technology for ADPLL Application
    Sadr, M. S.
    Ghafoorifard, H.
    Yavari, M.
    Sheikhaei, S.
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 810 - 815
12345