Hardware Support for WCET Analysis of Hard Real-Time Multicore Systems

被引:0
|
作者
Paolieri, Marco [1 ]
Quinones, Eduardo [1 ]
Cazorla, Francisco J. [1 ]
Bernat, Guillem
Valero, Mateo [1 ]
机构
[1] BSC, Barcelona, Spain
关键词
Multicore; real-time embedded systems; hard real-time; interconnection network; cache partitioning; WCET; analyzability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent a good design solution for such systems due to their high performance, low cost and power consumption characteristics. However, hard real-time embedded systems require time analyzability and current multicore processors are less analyzable than single-core processors due to the interferences between different tasks when accessing shared hardware resources. In this paper we propose a multicore architecture with shared resources that allows the execution of applications with hard real-time and non hard real-time constraints at the same time, providing time analizability for the hard real-time tasks so that they can meet their deadlines. Moreover our architecture proposal provides high-performance for the non hard real-time tasks.
引用
收藏
页码:57 / 68
页数:12
相关论文
共 50 条
  • [41] On the schedulability analysis for distributed hard real-time systems
    Gutierrez, JCP
    Garcia, JJG
    Harbour, MG
    NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 136 - 143
  • [42] Static Timing Analysis for Hard Real-Time Systems
    Wilhelm, Reinhard
    Altmeyer, Sebastian
    Burguiere, Claire
    Grund, Daniel
    Herter, Joerg
    Reineke, Jan
    Wachter, Bjoern
    Wilhelm, Stephan
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, PROCEEDINGS, 2010, 5944 : 3 - 22
  • [43] Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems
    Yao, Gang
    Yun, Heechul
    Wu, Zheng Pei
    Pellizzoni, Rodolfo
    Caccamo, Marco
    Sha, Lui
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (02) : 601 - 614
  • [44] Impact of Peripheral-Processor Interference on WCET Analysis of Real-Time Embedded Systems
    Pellizzoni, Rodolfo
    Caccamo, Marco
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (03) : 400 - 415
  • [45] Real-time calculus for scheduling hard real-time systems
    Thiele, L
    Chakraborty, S
    Naedele, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 101 - 104
  • [46] HARDWARE SUPPORT FOR THE TUMULT REAL-TIME SCHEDULER
    VANDERBIJ, HC
    SMIT, GJM
    HAVINGA, PJM
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 251 - 257
  • [47] Extending a Multicore Multithread Simulator to Model Power-Aware Hard Real-Time Systems
    Luis March, Jose
    Sahuquillo, Julio
    Hassan, Houcine
    Petit, Salvador
    Duato, Jose
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 444 - 453
  • [48] Timing Effects of DDR Memory Systems in Hard Real-Time Multicore Architectures: Issues and Solutions
    Paolieri, Marco
    Quinones, Eduardo
    Cazorla, Francisco J.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
  • [49] IA3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems
    Paolieri, Marco
    Quinones, Eduardo
    Cazorla, Francisco J.
    Davis, Robert I.
    Valero, Mateo
    17TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2011), 2011, : 280 - 290
  • [50] DESIGNING HARD REAL-TIME SYSTEMS
    BURNS, A
    WELLINGS, AJ
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 603 : 116 - 127