Hardware implementation of AES based on genetic algorithm

被引：0

作者：

Wang, Li ^{[1
]}

Wang, Youren ^{[1
]}

Yao, Rui ^{[1
]}

Zhang, Zhai ^{[1
]}

机构：

[1] Nanjing Univ Aeronaut & Astronaut, Coll Automat Engn, Nanjing 210016, Jiangsu, Peoples R China

来源：

ADVANCES IN NATURAL COMPUTATION, PT 2 | 2006年 / 4222卷

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The high performance cryptographic chip is the core unit of the network information safety equipments. This paper proposes the design approach of the AES cryptographic system based on reconfigurable hardware, develops the method of key-sequence generation with the genetic algorithm that realizes different cipher key in every encryption round. The system has been implemented on Virtex-E FPGA. The result proves that the new design technology is feasible, and the security level of the AES is improved.

引用

页码：904 / 907

页数：4

共 50 条

[21] Efficient Hardware Implementation of Image Watermarking Using DWT and AES Algorithm
Singh, Gulroz
Lamba, Mankirat Singh
[J]. PROCEEDINGS OF THE 2015 39TH NATIONAL SYSTEMS CONFERENCE (NSC), 2015,
[22] Hardware implementation of AES encryption and decryption system based on FPGA
Zhu, Shihai
[J]. Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
[23] A high-performance hardware implementation of a survival-based genetic algorithm
Shackleford, B
Okushi, E
Yasuda, M
Koizumi, H
Seo, K
Iwamoto, T
Yasuura, H
[J]. PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 686 - 691
[24] Hardware evolution of AES algorithm on FPGA
Manjith, B. C.
[J]. 2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
[25] FPGA based hardware implementation of Bat Algorithm
Ben Ameur, Mohamed Sadok
Sakly, Anis
[J]. APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
[26] Hardware/Software Partitioning Algorithm Based on Genetic Algorithm
Li, Guoshuai
Feng, Jinfu
Hu, Junhua
Wang, Cong
Qi, Duo
[J]. JOURNAL OF COMPUTERS, 2014, 9 (06) : 1309 - 1315
[27] Fault Attacks Resistant AES Hardware Implementation
Mestiri, Hassen
Benhadjyoussef, Noura
Machhout, Mohsen
[J]. 2019 IEEE INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED MICRO & NANO-SYSTEMS (DTS), 2019,
[28] Hardware Implementation of Genetic Algorithm for Epileptic Seizure Detection and Prediction
Thorbole, Pradip S.
Kalbhor, Shirish D.
Harpale, Varsha K.
Bairagi, V. K.
[J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
[29] An implementation of compact genetic algorithm on FPGA for extrinsic evolvable hardware
Oliveira, Tiago Carvalho
Pilla Junior, Valfredo
[J]. 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 187 - 190
[30] An efficient crossover architecture for hardware parallel implementation of genetic algorithm
Faraji, Rasoul
Naji, Hamid Reza
[J]. NEUROCOMPUTING, 2014, 128 : 316 - 327

← 1 2 3 4 5 →