Future SOC design challenges and solutions

SOC (System on a Chip) design creates tremendous design challenges to the traditional VLSI ASIC design. It covers not only the traditional DSM (Deep Sub-Micron) issues but also the integration issues such as IP and signal integrity especially for integrated digita/analog system such as Bluetooth. Besides, power consumption and power delivery are also impose huge design constraints to the already difficult situation especially for the portable and mobile devices. This talk will introduce and analysis the potential SoC issues and potential solutions from the architecture level to the circuit level.