共 50 条
- [1] GigaNetIC -: A scalable embedded on-chip multiprocessor architecture for network applications [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2006, PROCEEDINGS, 2006, 3894 : 268 - 282
- [2] Analysis of a Network Interface for an On-Chip Network Architecture [J]. INTELLIGENT TECHNOLOGIES: DESIGN AND APPLICATIONS FOR SOCIETY, CITIS 2022, 2023, 607 : 72 - 80
- [3] On-chip debug support for embedded systems-on-chip [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 565 - 568
- [4] On-chip network based embedded core testing [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 223 - 226
- [5] An Efficient Dynamically Reconfigurable On-chip Network Architecture [J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 166 - 169
- [6] Lightweight authenticated encryption for embedded on-chip systems [J]. INFORMATION SECURITY JOURNAL, 2016, 25 (4-6): : 151 - 161
- [7] Architectural Exploration Tasks for On-Chip Embedded Systems [J]. BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 171 - 174
- [8] A real-time on-chip network architecture for mixed criticality aerospace systems [J]. AERONAUTICAL JOURNAL, 2019, 123 (1269): : 1788 - 1806
- [9] An Embedded Probabilistic Neural Network with On-chip Learning Capability [J]. 2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 29 - 32
- [10] Quarc: a High-Efficiency Network on-Chip Architecture [J]. 2009 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, 2009, : 98 - +