An analyzable on-chip network architecture for embedded systems

被引:0
|
作者
Luedtke, Daniel [1 ]
Tutsch, Dietmar [1 ]
Hommel, Guenter [1 ]
机构
[1] Tech Univ Berlin, Real Time Syst & Robot, Berlin, Germany
关键词
D O I
10.1007/1-4020-4933-1_7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:63 / +
页数:3
相关论文
共 50 条
  • [1] GigaNetIC -: A scalable embedded on-chip multiprocessor architecture for network applications
    Niemann, JC
    Puttmann, C
    Porrmann, M
    Rückert, U
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2006, PROCEEDINGS, 2006, 3894 : 268 - 282
  • [2] Analysis of a Network Interface for an On-Chip Network Architecture
    Ojeda, Byron
    Saenz, Mayerly
    Alulema, Veronica
    Alulema, Darwin
    [J]. INTELLIGENT TECHNOLOGIES: DESIGN AND APPLICATIONS FOR SOCIETY, CITIS 2022, 2023, 607 : 72 - 80
  • [3] On-chip debug support for embedded systems-on-chip
    Maier, KD
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 565 - 568
  • [4] On-chip network based embedded core testing
    Kim, JS
    Hwang, MS
    Roh, S
    Lee, JY
    Lee, K
    Lee, SJ
    Yoo, HJ
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 223 - 226
  • [5] An Efficient Dynamically Reconfigurable On-chip Network Architecture
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    Tavakkol, Arash
    [J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 166 - 169
  • [6] Lightweight authenticated encryption for embedded on-chip systems
    Hatzivasilis, George
    Floros, George
    Papaefstathiou, Ioannis
    Manifavas, Charalampos
    [J]. INFORMATION SECURITY JOURNAL, 2016, 25 (4-6): : 151 - 161
  • [7] Architectural Exploration Tasks for On-Chip Embedded Systems
    Reinsalu, Uljana
    Arhipov, Anton
    Ellervee, Peeter
    [J]. BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 171 - 174
  • [8] A real-time on-chip network architecture for mixed criticality aerospace systems
    Majumder, S.
    Nielsen, J. F. D.
    La Cour-Harbo, A.
    Schioler, H.
    Bak, T.
    [J]. AERONAUTICAL JOURNAL, 2019, 123 (1269): : 1788 - 1806
  • [9] An Embedded Probabilistic Neural Network with On-chip Learning Capability
    Wang, Jen-Huo
    Tang, Kea-Tiong
    Chen, Hsin
    [J]. 2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 29 - 32
  • [10] Quarc: a High-Efficiency Network on-Chip Architecture
    Moadeli, Mahmoud
    Maji, Partha
    Vanderbauwhede, Wim
    [J]. 2009 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, 2009, : 98 - +