Mapping Exceptions to High-Level Source Code on a Heterogeneous Architecture

被引:0
|
作者
Duncan, Ralph [1 ]
Gougol, Nima [1 ]
Frandeen, Jim [1 ]
机构
[1] LookingGlass Cyber Solut, San Jose, CA 95134 USA
关键词
parallel processing; exceptions; accelerators; debugging; software tools; packet processing; DEBUGGING PARALLEL PROGRAMS;
D O I
10.1109/PAAP.2018.00017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network packet processing architectures use heterogeneous processors as accelerators to speed-up classic application domain tasks. Our platform compiles applications to bytecodes for a generalized packet processing machine, then uses microcoded interpreters running in parallel to trigger accelerators as needed. To make the system effective requires helping users debug apps, which includes tracking runtime exceptions. Exception tracking is complicated when a system-thrown exception is detected on an accelerator and the current binary form is far removed from the original high-level language source or associated assembly code. We tackle this problem by (1) instrumenting the compiler and a low-level bytecode tool, (2) reporting exceptions with the interpreter, (3) creating a specialized tool to collate the higher-level program forms with the lower-level bytecode forms. This functionality provides data needed for post-mortem program analysis.
引用
收藏
页码:54 / 61
页数:8
相关论文
共 50 条
  • [31] Software architecture of the high-level control of FRIDA
    Guzman, Cesar
    Aguiar, Marta
    Marco de la Rosa, Jose
    Moreno, Heidy
    Acosta, Jose A.
    [J]. SOFTWARE AND CYBERINFRASTRUCTURE FOR ASTRONOMY V, 2018, 10707
  • [32] High-level coordinator in a distributed filestore architecture
    [J]. Santana, M.J., 1600, (27): : 1 - 5
  • [33] A HIGH-LEVEL COORDINATOR IN A DISTRIBUTED FILESTORE ARCHITECTURE
    SANTANA, MJ
    ZALUSKA, EJ
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 423 - 430
  • [34] NOVEL ARCHITECTURE BACKS HIGH-LEVEL LANGUAGES
    CASE, B
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1988, 30 (18): : 35 - 39
  • [35] From High-Level Specification to High-Performance Code
    Franchetti, Franz
    Moura, Jose M. F.
    Padua, David A.
    Dongarra, Jack
    [J]. PROCEEDINGS OF THE IEEE, 2018, 106 (11) : 1875 - 1878
  • [36] High-level library mapping for arithmetic components
    Jha, PK
    Dutt, ND
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 157 - 169
  • [37] A High-Level Mapping of Cyberterrorism to the OODA Loop
    Veerasamy, Namosha
    [J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, 2010, : 352 - 360
  • [38] High-level data mapping for clusters of SMPs
    Benkner, S
    Brandes, T
    [J]. HIGH-LEVEL PARALLEL PROGRAMMING MODELS AND SUPPORTIVE ENVIRONMENTS, PROCEEDINGS, 2001, 2026 : 1 - 15
  • [39] HUMAN INTERFACE CONTROLLER WITH HIGH-LEVEL CODE REUSE
    Moiseev, A. N.
    [J]. TOMSK STATE UNIVERSITY JOURNAL, 2006, (293): : 156 - +
  • [40] Symmetries for a high-level neural decoder on the toric code
    Wagner, Thomas
    Kampermann, Hermann
    Bruss, Dagmar
    [J]. PHYSICAL REVIEW A, 2020, 102 (04)