High-radix cordic algorithms for VLSI signal processing

被引：1
|
作者：
Aoki, T
Nogi, H
Higuchi, T
机构：
来源：
SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION | 1997年
关键词：
D O I：
10.1109/SIPS.1997.626115
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents high-radix CORDIC algorithms for high-speed sine and cosine computation. Since the CORDIC calculation takes O(n) steps for evaluating a function in n-bit precision, significant reduction of processing latency is required for real-time signal processing applications. In this paper, we present a unified approach to low-latency CORDIC implementation based on high-radix algorithms, and propose ''radix-2-4-8 CORDIC processor'', which achieves low-latency computation by changing radix during execution.
引用
收藏
页码：183 / 192
页数：10
相关论文
共 50 条
  • [41] A FAST AND FAIR SHARED BUFFER FOR HIGH-RADIX ROUTER
    Zhang, Heying
    Wang, Kefei
    Zhang, Jianmin
    Wu, Nan
    Dai, Yi
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (01)
  • [42] Dynamic Global Adaptive Routing in High-Radix Networks
    Kasan, Hans
    Kim, Gwangsun
    Yi, Yung
    Kim, John
    [J]. PROCEEDINGS OF THE 2022 THE 49TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '22), 2022, : 771 - 783
  • [43] HIGH-RADIX DIVISION AND SQUARE-ROOT WITH SPECULATION
    CORTADELLA, J
    LANG, T
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (08) : 919 - 931
  • [44] High-Radix Crossbar Switches Enabled by Proximity Communication
    Eberle, Hans
    Garcia, Pedro J.
    Flich, Jose
    Duato, Jose
    Drost, Robert
    Gura, Nils
    Hopkins, David
    Olesinski, Wladek
    [J]. INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2008, : 230 - +
  • [45] Efficient Implementation of Radix-2 FFT Architecture using CORDIC for Signal Processing Applications.
    Shashikala, B. N.
    Sudha, B. S.
    Sarkar, Sayantam
    [J]. 2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), 2020, : 137 - 142
  • [46] Novel high-radix residue number system architectures
    Paliouras, V
    Stouraitis, T
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (10): : 1059 - 1073
  • [47] High-radix systolic modular multiplication on reconfigurable hardware
    McIvor, C
    McLoone, M
    McCanny, JV
    [J]. FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 13 - 18
  • [48] Formalization and configuration methodology for high-radix combined switches
    Juan A. Villar
    Francisco J. Andújar
    Francisco J. Alfaro
    José L. Sánchez
    José Duato
    [J]. The Journal of Supercomputing, 2014, 69 : 1410 - 1444
  • [49] FIGURES OF MERIT FOR VLSI IMPLEMENTATIONS OF DIGITAL SIGNAL-PROCESSING ALGORITHMS
    WARD, JS
    BARTON, P
    ROBERTS, JBG
    STANIER, BJ
    [J]. IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1984, 131 (01) : 64 - 70
  • [50] High-radix logarithm with selection by rounding:: Algorithm and implementation
    Piñeiro, JA
    Ercegovac, M
    Bruguera, J
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 109 - 123
12345